TDA9111 Ver la hoja de datos (PDF) - STMicroelectronics
Número de pieza
componentes Descripción
Lista de partido
TDA9111 Datasheet PDF : 43 Pages
| |||
TDA9111
Symbol
Parameter
Test Conditions
Min. Typ. Max. Units
2nd PLL SECTION AND HORIZONTAL OUTPUT SECTION
FBth
Hjit
Flyback Input Threshold Voltage (Pin 12)
Horizontal Jitter (8)
At 31.4kHz
0.65 0.75
V
70
ppm
HDmin
HDmax
Horizontal Drive Output Duty-Cycle (Pin
26) (9)
Sub-Address 00
Byte x1111111
Byte x0000000 (10)
30
%
65
%
XRAYth
X-RAY Protection Input Threshold Volt-
age,
Pin 25, (see fig. 14)
7.6 8.2 8.8
V
Vphi2
Internal Clamping Levels on 2nd PLL
Loop Filter (Pin 4)
Low Level
High Level
1.6
V
4.2
V
VSCinh
Inhibition threshold (The condition VCC <
VSCinh will stop H-Out, V-Out, B-Out and Pin 29
reset X-RAY)
7.5
V
HDvd
Horizontal Drive Output (low level)
Pin 26, IOUT = 30mA
0.4
V
Note: 3 This delay is necessary to avoid a wrong detection of polarity change in the case of a composite sync.
4 See Figure 10 for explanation of reference phase.
5 These parameters are not tested on each unit. They are measured during our internal qualification.
6 A larger range may be obtained by application.
7 When at 0xxx xxxx, (HMoiré/HLock not selected), Pin 3 is a DAC with 0.3...2.75V range. When at 1xxx xxxx
(HMoiré/HLock selected) and PLL1 is locked, Pin 3 provides the waveform for HMoiré. See also Moiré
section.
8 Hjit = 106x(Standard deviation/Horizontal period).
9 Duty Cycle is the ratio between the output transistor OFF time and the period. The scanning transistor is
controlled OFF when the output transistor is OFF.
10 Initial Condition for Safe Start Up.
9/43
Share Link: 