HD74LS78AFPEL Ver la hoja de datos (PDF) - Renesas Electronics

Número de pieza

componentes Descripción

Lista de partido

HD74LS78AFPEL

Dual J-K Flip-Flops (with Preset, Common Clear, and Common Clock)

Renesas Electronics 

HD74LS78A

Block Diagram (1/2)

Q

Preset

K

Clock

Q

Clear

J

To Other F·F

Absolute Maximum Ratings

Item

Symbol

Ratings

Supply voltage

VCC

7

Input voltage

VIN

7

Power dissipation

PT

400

Storage temperature

Tstg

–65 to +150

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

Recommended Operating Conditions

Item

Supply voltage

Output current

Operating temperature

Clock frequency

Pulse width

Clock High

Clear Preset Low

Setup time

“H” Data

“L” Data

Hold time

Symbol

VCC

IOH

IOL

Topr

fclock

tw

tw

tsu

tsu

th

Min

4.75

—

—

–20

0

20

25

20↓

20↓

0↓

Typ

5.00

—

—

25

—

—

—

—

—

—

Max

5.25

–400

8

75

30

—

—

—

—

—

Unit

V

V

mW

°C

Unit

V

µA

mA

°C

MHz

ns

ns

ns

Rev.3.00, Jul.22.2005, page 2 of 6

Share Link: