V58C265804SLT7 Ver la hoja de datos (PDF) - Mosel Vitelic, Corp

Número de pieza

componentes Descripción

Lista de partido

V58C265804SLT7

HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8

Mosel Vitelic, Corp 

MOSEL VITELIC

V58C265804S

Output Data (DQ) and Data Strobe (DQS) Timing Relative to the Clock (CK)

During Read Cycles

(CAS Latency = 2.5; Burst Length = 4)

T0

T1

T2

T3

T4

CK, CK

Command

READ

NOP

DQS

DQ

NOP

tDQSCK

NOP

NOP

tDQSCK(max)

tDQSCK(min)

tAC

D0

tAC(min)

tAC(max)

D1

D2

D3

The minimum time during which the output data (DQ) is valid is critical for the receiving device (i.e., a mem-

ory controller device). This also applies to the data strobe during the read cycle since it is tightly coupled to

the output data. The minimum data output valid time (tDV) and minimum data strobe valid time (tDQSV) are de-

rived from the minimum clock high/low time minus a margin for variation in data access and hold time due to

DLL jitter and power supply noise.

V58C265804S Rev. 1.3 January 2000

9

Share Link: