MAX2079CXET Ver la hoja de datos (PDF) - Maxim Integrated

Número de pieza

componentes Descripción

Lista de partido

MAX2079CXET

Low-Power, High-Performance, Fully Integrated Octal Ultrasound Receiver (Octal LNA, VGA, AAF, ADC, and CWD Beamformer)

Maxim Integrated 

MAX2079

Low-Power, High-Performance, Fully Integrated

Octal Ultrasound Receiver (Octal LNA, VGA,

AAF, ADC, and CWD Beamformer)

AC ELECTRICAL CHARACTERISTICS—VGA MODE (CWD Beamformer Off) (continued)

(VREF = 2.5V, VCC3 = 3.13V to 3.47V, VCC5 = 4.5V to 5.25V, VAVDD = VOVDD = 1.7V to 1.9V, TA = 0NC to +70NC, VGND = 0V, SHDN = 0,

CWD = 0, LOON = 0, fRF = 5MHz, 50mVP-P, ADC fCLK = 50Msps, digital HPF set to 60/64, two poles, 15/16 digital gain, VGC+ -

VGC- = -3V (minimum gain), high LNA gain. Typical values are at VREF = 2.5V, VCC3 = 3.3V, VCC5 = 4.75V, VAVDD = VOVDD = 1.8V,

VGC+ - VGC- = 0V, TA = +25NC, unless otherwise noted.) (Note 3)

PARAMETER

CONDITIONS

MIN

Signal-to-Noise Over 2MHz

Bandwidth

VOUT_ = -1dBFS, VIN = 200mVP-P, fRF = 5MHz at -1dBFS,

anti-alias filter = 9MHz, 50Msps sample rate

Near-Carrier Signal-to-Noise

Ratio

Second Harmonic (HD2)

IM3 Distortion

VGC+ - VGC- = 0V (gain = 22dB), fRF = 5.3MHz at

-0.5dBFS, measured at 1kHz from fRF, 50Msps sample rate

VIN = 50mVP-P, fRF = 2MHz, ADC out = -3dBFS

VIN = 50mVP-P, fRF = 5MHz, ADC out = -3dBFS

VIN = 50mVP-P, fRF1 = 5MHz, fRF2 = 5.01MHz

ADC out = -3dBFS (Note 7)

Nap Mode Power-Up Response

Time

VGC+-VGC- = 0.6V (gain = 28dB), fRF = 5MHz,

ADC out = -3dBFS, settled with in 1dB from transition on

SHDN pin (includes ADC)

Nap Mode Power-Down

Response Time

To reach DC current target Q10%, on VCC5, VCC3, AVDD,

OVDD from transition on SHDN pin

TYP

76

-137

-71

-70

-54

2

4

MAX

UNITS

dBFS

dBFS/Hz

dBc

dBc

Fs

Fs

Sleep Mode Power-Up

Response Time

VGC+ - VGC- = 0.6V (gain = 28dB), fRF = 5MHz,

VOUT_ = -1dBFS, settled within 1dB from transition on

SHDN

2

ms

Sleep Mode Power-Down

Response Time

VGC+ - VGC- = 0.6V (gain = 28dB), fRF = 5MHz, DC power

reaches 1mW/channel, from transition on SHDN

(includes ADC)

4

ms

Adjacent-Channel Crosstalk

VOUT_ = -3dBFS, fRF = 5MHz, VGC+ - VGC- = 0.6V

(gain = 28dB)

-60

dBc

Alternate-Channel Crosstalk

VOUT_ = -3dBFS, fRF = 5MHz, VGC+ - VGC- = 0.6V

(gain = 28dB)

-80

dBc

Phase Matching Between

Channels

VGC+-VGC- = 0.6V (gain = 28dB), fRF = 5MHz,

VOUT_ = -3dBFS

Q1.2

Degrees

DC Electrical Characteristics—CWD Mode (VGA, AAF, and ADC Off)

(VREF = 2.5V, VCC3 = 3.13V to 3.47V, VCC5 = 4.5V to 5.25V, VAVDD = VOVDD = 1.7V to 1.9V, TA = 0NC to +70NC, VGND = 0V,

SHDN = 0, CWD = 1, LOON = 1, RIN = 200I, high LNA gain, CI+, CI-, CQ+, CQ- pulled up to +11V through four separate 0.1%

120I resistors. No RF signals applied. Typical values are at VREF = 2.5V, VCC3 = 3.3V, VCC5 = 4.75V, VAVDD = VOVDD = 1.8V,

TA = +25NC, unless otherwise noted.) (Note 3)

PARAMETER

Mixer LVDS LO Input Common-

Mode Voltage

SYMBOL

CONDITIONS

V_LVDS_CM Pins LO+ and LO-

MIN TYP MAX UNITS

1.25 Q

0.2

V

LVDS LO Differential Input

Voltage

V_LVDS_DM

Common-mode input voltage = 1.25V

(Note 8)

200

700

mVP-P

LVDS LO Input Common-Mode

Current

I_LVDS_CM

Input bias current, common-mode

input voltage = 1.25V (Note 8)

160

FA

Maxim Integrated

  5

Share Link: