LDO_53 Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

Lista de partido

LDO_53

IP Library: High PSRR, Very Low Power, 40mA Low Dropout Voltage Regulator

STMicroelectronics 

LDO_53

ELECTRICAL CHARACTERISTICS

3V < VIN < 5.5V, -30°C < T < +85°C, VREF = 2.8V, 0.8µF < COUT < 1.2µF, 20mΩ < ESR < 0.6Ω.

100µA < ILOAD < 40mA.

Typical case : VIN = 4V, T = 25°C, IOUT = 20mA.

Parameter

Symbol

Test Condition

Min Typ Max Unit

Input Voltage Range (Note 1)

Output Voltage

Output Voltage Accuracy

Output current

PMOS Output Resistance

Dropout Voltage

Quiescent current

Power down mode quiescent current

Power Supply Rejection Ratio

Load Regulation

Line Regulation

Line Transcient

Load Transcient

Output decoupling capacitor

Settling time

(from power down to active mode)

Short Circuit Current Limit

VIN

VOUT

IOUT

RON

∆VDO

IQ

IQPDN

PSRR

Ldr

Lir

Lirt

Ldtr

COUT

3

5,5

V

2,8

V

-3

3

%

0,1

40

mA

0,4

Ω

∆VOUT = 50mV,

ILOAD = 40mA

(Note 2)

170

50

mV

ILOAD = 100µA

ILOAD = 40mA

Power down active

20

30

µA

100 120

1

µA

DC

50

55

dB

f < 10KHz

45

50

15

25

mV

ILOAD = 40mA,

VIN = 3V to 5.1V,

VOUT = 2.8V

VOUT = 2.8V,

IOUT = 40mA,

∆VIN = 300mV

tRISE = tFALL = 10µs

VOUT = 2.8V,

tRISE = tFALL = 10µs

100µA < ILOAD < 40mA

Recovery time

2

3

mV

3

mV

3

mV

5

6

µs

1

µF

VOUT = 2.8V, COUT = 1µF

20

50

µs

ISHORT

200 mA

Notes: 1. Above characteristics are given for 3V minimum input operating range voltage, but regulator is

operational with 2.7V minimum input voltage.

2. All parameters are guaranteed with 170mV Dropout voltage.

2/4

Share Link: