PCD50912H/F1 Ver la hoja de datos (PDF) - Philips Electronics

Número de pieza

componentes Descripción

Lista de partido

PCD50912H/F1

Low cost; low power DECT baseband controllers (ABC-PRO)

Philips Electronics 

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

ALE

A16

P0

EA

PSEN

8

P2

8

P1(1)

8

P3(1)

8

VDD(P0, P2)

VDDD

LEVEL

SHIFTER

80CL51 CORE

LEVEL SHIFTER

PORT 0

LEVEL SHIFTER

PORT 2

LEVEL SHIFTER

PORT 1

LEVEL SHIFTER

PORT 3

IB BUS

ROM

(64 kBYTES)

AUX-RAM

(3 kBYTES)

MICROCONTROLLER-RAM

(256 BYTES)

I2C-BUS

UART

VDD(P1, P3)

SPEECH

INTERFACE

IOM® ADPCM

(SPI)

VDDD

PCD509x2

ANT_SW0

ANT_SW1

T_ENABLE

T_PWR

GPP

S_ENABLE

S_DATA

S_CLK

S_PWR

R_ENABLE

R_PWR

SLICE_CTR

REF_CLK

R_DATAP

R_DATAM

T_GSMK/

T_DATA

VDD(RF)

VDDD

AB-MICROCONTROLLER

INTERFACE (ABCIF)

VDDD

LEVEL

SHIFTER

BURST

MODE

LOGIC

(BML)

AGM

SYSTEM

DATA

RAM

(SDR)

(1 kBYTE)

MICROCONTROLLER

VDDD

DIGITAL

SIGNAL

PROCESSOR

(DSP)

MEMORY

VDDD

DIGITAL

PULSE

SHAPER

(DPS)

DIGITAL

NOISE

SHAPER

(DNS)

DIGITAL

DECIMATING

FILTER

(DDF)

DIGITAL

RECEIVE

FILTER

(DRF)

VDD(BZ)

LEVEL

SHIFTER

BUZZER BUFFER

(ABB)

1-BIT DAC (ARD)

LEVEL

SHIFTER

CODEC

Σ∆

1-BIT ADC

ATS

AMP

VDD(OSC)

VDDD

ISB

VDDA

VDDA

XTAL1

XTAL2

LEVEL

SHIFTER

CLOCK

GENERATOR

(CLG)

TIMING

CONTROL

BLOCK

(TICB)

WATCHDOG

TIMER

(WDT)

ISB BUS

CONTROLLER

(IBC)

DIGITAL

CONTROL

OF

ANALOG

(DCA)

RESET

GENERATOR

(RGE)

VDD(BAT)

LEVEL

SHIFTER

LEVEL

SHIFTER

ANALOG VOLTAGE

REFERENCE

(AVR)

POWER-ON-RESET

(POR)

Vref

ANALOG

VOLTAGE

SOURCE

(AVS)

ANALOG SWITCH (ASW)

AUXILIARY

ADC

(AAD)

ANALOG SUBTRACTOR (ASU)

ANALOG RSSI TREATMENT (ART)

ADJUSTABLE CURRENT SOURCE (ACS)

digital pins

analog pins

supply pins

VDDD

VSSD

VDD(P1, P3)

VDD(P0, P2)

VSS(P0, P2)

VDD(BZ)

VSS(BZ)

VDD(RF)

VSS(RF)

VDDA

VSSA

VDD(OSC)

VSS(OSC)

VDD(BAT)

BZP

BZM

EARP

EARM

MICP/LIFM

MICM/LIFP

Vref

VDD(BAT)

RSSI_AN

VANLI

M_RESET

(1) Ports 1 and 3 are shared with alternative functions.

VBGP

VANLO

Fig.1 Block diagram.

MGM858

Share Link: