IRS2608DSPbF
Figure 5: Delay Matching Waveform Definition
Input Logic Compatibility
The inputs of this IC are compatible with standard CMOS and TTL outputs. The IRS2608D has been designed to be
compatible with 3.3 V and 5 V logic-level signals. The IRS2608D features an integrated 5.2 V Zener clamp on the /LIN.
Figure 6 illustrates an input signal to the IRS2608D, its input threshold values, and the logic state of the IC as a result of
the input signal.
V IH
High
Low
VIL
Low
Figure 6: HIN & LIN input thresholds
www.irf.com
9