datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

LTC2140-12 Ver la hoja de datos (PDF) - Linear Technology

Número de pieza
componentes Descripción
Lista de partido
LTC2140-12 Datasheet PDF : 36 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC2142-12/
LTC2141-12/LTC2140-12
CONVERTER CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 5)
LTC2142-12
LTC2141-12
LTC2140-12
PARAMETER
CONDITIONS
MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS
Resolution (No Missing Codes)
l 12
12
12
Bits
Integral Linearity Error
Differential Analog Input (Note 6) l TBD ±0.3 TBD TBD ±0.3 TBD TBD ±0.3 TBD
LSB
Differential Linearity Error
Differential Analog Input
l –1 ±0.1 1 –1 ±0.1 1 –1 ±0.1 1
LSB
Offset Error
(Note 7)
l –9 ±1.5 9 –9 ±1.5 9 –9 ±1.5 9
mV
Gain Error
Internal Reference
External Reference
±1.5
±1.5
±1.5
%FS
l –2.1 –0.6 0.9 –2.1 –0.6 0.9 –2.1 –0.6 0.9
%FS
Offset Drift
±10
±10
±10
μV/°C
Full-Scale Drift
Internal Reference
External Reference
±30
±30
±30
ppm/°C
±10
±10
±10
ppm/°C
Gain Matching
±0.3
±0.3
±0.3
%FS
Offset Matching
±1.5
±1.5
±1.5
mV
Transition Noise
0.3
0.3
0.3
LSBRMS
ANALOG INPUT The l denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
VIN
VIN(CM)
VSENSE
IINCM
IIN1
IIN2
IIN3
tAP
tJITTER
CMRR
Analog Input Range (AIN+ – AIN–)
1.7V < VDD < 1.9V
l
Analog Input Common Mode (AIN+ + AIN–)/2 Differential Analog Input (Note 8) l
External Voltage Reference Applied to SENSE External Reference Mode
l
Analog Input Common Mode Current
Per Pin, 65Msps
Per Pin, 40Msps
Per Pin, 25Msps
Analog Input Leakage Current (No Encode) 0 < AIN+, AIN– < VDD
l
PAR/SER Input Leakage Current
0 < PAR/SER < VDD
l
SENSE Input Leakage Current
0.625 < SENSE < 1.3V
l
Sample-and-Hold Acquisition Delay Time
Sample-and-Hold Acquisition Delay Jitter
Single-Ended Encode
Differential Encode
Analog Input Common Mode Rejection Ratio
0.7
0.625
–1
–3
–6
1 to 2
VCM
1.250
81
50
31
0
0.08
0.10
80
1.25
1.300
1
3
6
VP-P
V
V
μA
μA
μA
μA
μA
μA
ns
psRMS
psRMS
dB
BW-3B Full-Power Bandwidth
Figure 6 Test Circuit
800
MHz
4
21421012p

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]