CS8130-CS Ver la hoja de datos (PDF) - Cirrus Logic

Número de pieza

componentes Descripción

Lista de partido

CS8130-CS

Multi-Standard Infrared Transceiver Multi-Standard Infrared Transceiver

Cirrus Logic 

CS8130

CS8130

Control Data Byte Format

D7 D6 D5 D4 D3 D2 D1 D0

AD3 AD2 AD1 AD0 CD3 CD2 CD1 CD0

BIT

AD3-0

CD3-0

NAME

Register Address

(4 bits of

transmitted address

+ MSB, which is the

shadow (SHDW) bit

state [Control Reg

#3]. All registers

have 4 data bits).

Control Data

VALUE

0_0000 0

0_0001 1

0_0010 2

0_0011 3

0_0100 4

0_0101 5

0_0110 6

0_0111 7

0_1000 8

0_1001 9

0_1010 10

0_1011 11

0_1100 12

0_1101 13

0_1110 14

0_1111 15

1_0000 16

1_0001 17

1_0010 18

1_0011 19

1_0100 20

1_0101 21

1_0110 22

1_0111 23

1_1000 24

1_1001 25

1_1010 26

1_1011 27

1_1100 28

1_1101 29

1_1110 30

1_1111 31

FUNCTION

Control register #1

Control register #2

Transmit Mode Register #1

Transmit Mode Register #2

Output Power register

Receive Mode register

Receive Sensitivity register #1

Receive Sensitivity register #2

Baud Rate Divider register #1

Baud Rate Divider register #2

Modulator Divider register #1

Modulator Divider register #2

Digital Output Pin Control register

Control Register #3

Reserved

Status register (read only)

TV Remote Receive Sample Rate & T Period Divider

TV Remote Receive Sample Rate & T Period Divider

TV Remote Receive Sample Rate & T Period Divider

TV Remote Transmit Bit Rate Divider #1

TV Remote Transmit Bit Rate Divider #2

Control Register #4

Reserved

Reserved

ASK Receive Timing Sensitivity register

Reserved

Reserved

Reserved

CS8130 Revision Level register (Read Only)

Reserved

Reserved (Resets to 1111; must not be changed)

Reserved (Resets to 1111; must not be changed)

Contains control register data.

It is essential that all reserved registers and bits are not changed from their reset state. If reserved bits

are changed, then internal test modes may be invoked, which may change some input pins to output

pins, and may completely change the definition of some functions and signals. Reserved bits in regis-

ters, and reserved registers, may not return a known state when read, and should be ignored. Registers

28 and 15 are read only. Other non-reserved registers are write only. The CS8130 can be set to echo

back register write commands to verify correct reception of the control settings.

DS134PFP1 2

1133

Share Link: