MPC948 Ver la hoja de datos (PDF) - Motorola => Freescale
Número de pieza
componentes Descripción
Lista de partido
MPC948 Datasheet PDF : 6 Pages
| |||
MPC948
ABSOLUTE MAXIMUM RATINGS*
Symbol
Parameter
Min
Max
Unit
VCC
Supply Voltage
–0.3
4.6
V
VI
Input Voltage
–0.3
VDD + 0.3
V
IIN
Input Current
±20
mA
TStor
Storage Temperature Range
–40
125
°C
* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those
indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied.
DC CHARACTERISTICS (TA = 0° to 70°C, VCC = 3.3V ±0.3V)
Symbol
Characteristic
Min
Typ
Max
Unit
Condition
VIH
Input HIGH Voltage
PECL_CLK
Other
2.135
2.0
2.42
V Single Ended Spec
3.60
VIL
Input LOW Voltage
PECL_CLK 1.49
Other
1.825
0.8
V Single Ended Spec
VPP
VCMR
VOH
Peak–to–Peak Input Voltage
Common Mode Range
Output HIGH Voltage
PECL_CLK
300
PECL_CLK VCC – 2.0
2.5
1000
mV
VCC – 0.6 V
V
Note NO TAG
IOH = –20mA (Note
NO TAG)
VOL
Output LOW Voltage
0.4
V
IOL = 20mA (Note
NO TAG)
IIN
Input Current
±100
µA Note NO TAG
CIN
Input Capacitance
4
pF
Cpd
Power Dissipation Capacitance
25
pF Per Output
ICC
Maximum Quiescent Supply Current
22
30
mA
1. VCMR is the difference from the most positive side of the differential input signal. Normal operation is obtained when the “HIGH” input is within
the VCMR range and the input swing lies within the VPP specification.
2. The MPC948 outputs can drive series or parallel terminated 50Ω (or 50Ω to VCC/2) transmission lines on the incident edge (see Applications
Info section).
3. Inputs have pull–up resistors which affect input current, PECL_CLK has a pull–down resistor.
AC CHARACTERISTICS (TA = 0° to 70°C, VCC = 3.3V ±0.3V)
Symbol
Characteristic
Min
Typ
Max
Unit
Condition
Fmax
tpd
Maximum Input Frequency
150
Propagation Delay
PECL_CLK to Q
4.0
TTL_CLK to Q
4.4
MHz Note NO TAG
8.0
ns Note NO TAG
8.9
tsk(o)
tsk(pr)
Output–to–Output Skew
Part–to–Part Skew
PECL_CLK to Q
TTL_CLK to Q
350
ps Note NO TAG
1.5
ns Notes NO TAG,
2.0
NO TAG
tpwo
ts
Output Pulse Width
tCYCLE/2 –
800
Setup Time
Sync_OE to PECL_CLK
1.0
Sync_OE to TTL_CLK
0.0
tCYCLE/2+ ps
800
ns
Notes NO TAG,
NO TAG
Measured at VCC/2
Notes NO TAG,
NO TAG
th
Hold Time
PECL_CLK to Sync_OE
0.0
TTL_CLK to Sync_OE
1.0
ns Notes NO TAG,
NO TAG
tPZL,tPZH
Output Enable Time
3
tPLZ,tPHZ
Output Disable Time
3
tr, tf
Output Rise/Fall Time
0.20
4. Driving 50Ω transmission lines
5. Part–to–part skew at a given temperature and voltage
6. Assumes 50% input duty cycle.
7. Setup and Hold times are relative to the falling edge of the input clock
11
ns
11
ns
1.0
ns 0.8V to 2.0V
TIMING SOLUTIONS
3
BR1333 — Rev 6
MOTOROLA
Share Link: 