ICS83940BY Ver la hoja de datos (PDF) - Integrated Circuit Systems

Número de pieza

componentes Descripción

Lista de partido

ICS83940BY

LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS FANOUT BUFFER

Integrated Circuit Systems 

Integrated

Circuit

Systems, Inc.

ICS83940

LOW SKEW, 1-TO-18

LVPECL-TO-LVCMOS FANOUT BUFFER

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V /2 is

DD

generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of

R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock

swing is only 2.5V and V = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.

DD

CLK_IN

C1

0.1uF

VDD

R1

1K

+

V_REF

-

R2

1K

FIGURE 1 - SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

83940BY

www.icst.com/products/hiperclocks.html

9

REV. A APRIL 15, 2002

Share Link: