IDT7026L(1996) Ver la hoja de datos (PDF) - Integrated Device Technology
Número de pieza
componentes Descripción
Lista de partido
IDT7026L Datasheet PDF : 18 Pages
| |||
IDT7026S/L
HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)
A0-A2
SEM
I/O0
R/W
VALID ADDRESS
tAW
tWR
tEW
tDW
DATAIN
VALID
tAS
tWP
tDH
tSAA
tOH
VALID ADDRESS
tACE
tSOP
DATAOUT
VALID(2)
tSWRD
tAOE
OE
Write Cycle
Read Cycle
NOTES:
1. CE = VIH or UB and LB = VIH for the duration of the above timing (both write and read cycle).
2. "DATAOUT VALID" represents all I/O's (I/O0-I/O15) equal to the semaphore value.
2939 drw 10
TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)
A0"A"-A2"A"
SIDE(2) “A”
W R/ "A"
MATCH
SEM"A"
A0"B"-A2"B"
SIDE(2) “B”
W R/ "B"
tSPS
MATCH
SEM"B"
2939 drw 11
NOTES:
1. DOR = DOL = VIL, CER = CEL = VIH, or both UB & LB = VIH.
2. All timing is the same for left and right ports. Port “A” may be either left or right port. Port “B” is the opposite from port “A”.
3. This parameter is measured from R/W"A" or SEM"A" going HIGH to R/W"B" or SEM"B" going HIGH.
4. If tSPS is not satisfied, there is no guarantee which side will be granted the semaphore flag.
6.17
11
Share Link: 