PI74ALVCH16601A Ver la hoja de datos (PDF) - Pericom Semiconductor

Número de pieza

componentes Descripción

Lista de partido

PI74ALVCH16601A

18-Bit Universal Bus Transceiver With 3-State Outputs

Pericom Semiconductor 

PI74ALVCH16601

1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122

18-Bit Universal Bus Transceiver

With 3-State Outputs

Product Features

• PI74ALVCH16601 is designed for low voltage operation

• VCC = 2.3V to 3.6V

• Hysteresis on all inputs

• Typical VOLP (Output Ground Bounce)

< 0.8V at VCC = 3.3V, TA = 25°C

• Typical VOHV (Output VOH Undershoot)

< 2.0V at VCC = 3.3V, TA = 25°C

• Bus Hold retains last active bus state during 3-State,

eliminating the need for external pullup resistors

• Industrial operation at –40°C to +85°C

• Packages available:

– 56-pin 240 mil wide plastic TSSOP (A)

– 56-pin 300 mil wide plastic SSOP (V)

Logic Block Diagram

Product Description

Pericom Semiconductor’s PI74ALVCH series of logic

circuits are produced using the Company’s advanced

0.5 micron CMOS technology, achieving industry

leading speed.

The PI74ALVCH16601 uses D-type latches and D-

type flip-flops with 3-state outputs to allow data flow

in transparent, latched, and clocked modes.

Data flow in each direction is controlled by Output

Enable (OEAB and OEBA), Latched Enable (LEAB

and LEBA), and Clock (CLKAB and CLKBA) inputs.

The clock can be controlled by the Clock Enable

(CLKENAB and CLKENBA) inputs. For A-to-B data

flow, the device operates in the transparent mode when

LEAB is HIGH. When LEAB is LOW, the A data is

latched if CLKAB is held at a high or low logic level.

If LEAB is low, the A-bus is stored in the latch/flip-flop

on the low-to-high transition of CLKAB. When OEAB

is low, the outputs are active. When OEAB is HIGH, the

outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses

OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up

or power down, OE should be tied to VCC through a pull-

up resistor; the minimum value of the resistor is

determined by the current-sinking capability of the

driver.

The PI74ALVCH16601 has “Bus Hold” which retains

the data input’s last state whenever the data input goes

to high-impedance preventing “floating” inputs and

eliminating the need for pullup/down resistors.

1

PS8134A 02/23/98

Share Link: