datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

PI74LPT827 Ver la hoja de datos (PDF) - Pericom Semiconductor

Número de pieza
componentes Descripción
Lista de partido
PI74LPT827
Pericom-Semiconductor
Pericom Semiconductor Pericom-Semiconductor
PI74LPT827 Datasheet PDF : 5 Pages
1 2 3 4 5
PI74LPT827
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012334.536V78910102-3B45I67T89B012U12F34F56E78R90S12
PI74LPT827 1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Fast CMOS 3.3V 10-Bit Buffers
Product Features
• Compatible with LCX™ and LVT™ families of products
• Supports 5V tolerant mixed signal mode operation
– Input can be 3V or 5V
– Output can be 3V or connected to 5V bus
• Advanced low power CMOS operation
• Excellent output drive capability:
Balanced drives (24 mA sink and source)
• Low ground bounce outputs
• Hysteresis on all inputs
• Industrial operating temperature range: –40°C to +85°C
• Packages available:
– 24-pin 173-mil wide plastic TSSOP (L)
– 24-pin 150-mil wide plastic QSOP (Q)
– 24-pin 150-mil wide plastic TQSOP (R)
– 24-pin 300-mil wide plastic SOIC (S)
Product Description
Pericom Semiconductor’s PI74LPT series of logic circuits are pro-
duced in the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74LPT827 is a 10-bit wide non-inverting bus driver providing
high-performance bus interface buffering for wide address/data
paths or buses carrying parity. The 10-bit buffers have nand-ed
output enables for maximum control flexibility. They are designed
for high-capacitance load drive capability, while providing low-
capacitance bus loading at both inputs and outputs.
The PI74LPT827 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed
3.3/5.0V system.
Logic Block Diagram
1
PS2065A 01/15/97

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]