![](/html/EMC/911540/page18.png)
EM83055H
KEYBOARD ENCODER
TIMING DIAGRAMS
CLK
DATA
1ST
CLK
2nd
CLK
T3
T1
Start Bit
T4
T2
Bit 0
10th
CLK
11th
CLK
T5
Parity Bit
Stop Bit
Fig 3. Keyboard output data timings
CLK
I/O
Inhibit
1ST
CLK
T3 T4
T6
DATA
Start Bit
Bit 0
2nd
CLK
9th
10th
CLK
CLK
11th
CLK
Parity Bit Stop Bit
Fig 4. Keyboard input data timings
* This specification are subject to be changed without notice.
9.25.2001 18