TRC104 Ver la hoja de datos (PDF) - Murata Manufacturing
Número de pieza
componentes Descripción
Lista de partido
TRC104 Datasheet PDF : 33 Pages
| |||
Item Description
T1
CS to 1st Bit Time
Min Typ Max Unit
20
µs
T2 SCLK Cycle Time 200
ns
T3 Setup Time
10
ns
T4 Hold Time
10
ns
T5 Data Bit Hold Time
20 ns
T6 Last Bit to CS Time 50
ns
Table 14
Figure 20 and Table 5 show the timing for a configuration write sequence to the TRC104.
C o n fig u r a tio n B y te W r ite im in g
CS
T1
SD
R /W
6
5
1
0
D7
D6
D5
D1
D0
SCL
T2
T3
T4
T5
Figure 20
Item Description
T1
CS to 1st bit time
Min Typ Max Unit
20
µs
T2 SCLK cycle time 200
ns
T3 Setup time
10
ns
T4 Hold time
10
ns
T5 Last bit to CS time 50
ns
Table 15
7.2 Transmit/Receive FIFO Access
Serial data is sent or received through the FIFO according to the TRC104 mode of operation. If the TRC104 is
configured for Burst Receive Mode, a FIFO read transaction is implemented on the serial interface. If the TRC104
is configured for Burst Transmit Mode, a FIFO write transaction is implemented on the serial interface. The CS pin
must be held low during FIFO transactions. If the CS is allowed to go high, the TRC104 will interpret the data as a
register configuration transaction and possibly corrupt the device configuration. See Sections 5.2.1 and 5.2.2 for
details on Burst Transmit Mode and Burst Receive Mode using the FIFO.
8 Configuration Registers
The TRC104’s user configuration registers are mapped in the address range of 0x00 through 0x18. Sections 8.1
through 8.17 below provide the details for each configuration register. Power-up default settings for the
configuration register bit and byte patterns are shown in bold.
©2010-2015 by Murata Electronics N.A., Inc.
TRC104 (R) 04/27/15
21 of 33
www.murata.com
Share Link: 