www.vishay.com
Fig. 9 - Maximum Drain Current vs. Case Temperature
IRFR110, SiHFR110
Vishay Siliconix
VDS
VGS
RG
RD
D.U.T.
10 V
Pulse width ≤ 1 µs
Duty factor ≤ 0.1 %
+- VDD
Fig. 10a - Switching Time Test Circuit
VDS
90 %
10 %
VGS
td(on) tr
td(off) tf
Fig. 10b - Switching Time Waveforms
Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case
VDS
Vary tp to obtain
required IAS
RG
10 V
tp
L
D.U.T.
IAS
0.01 Ω
+
- VDD
A
Fig. 12a - Unclamped Inductive Test Circuit
VDS
VDS
tp
VDD
IAS
Fig. 12b - Unclamped Inductive Waveforms
S13-0171-Rev. F, 04-Feb-13
5
Document Number: 91265
For technical questions, contact: hvm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000