ML9213GP Ver la hoja de datos (PDF) - LAPIS Semiconductor Co., Ltd.

Número de pieza

componentes Descripción

Lista de partido

ML9213GP

56-Bit Duplex/Triplex (1/2 duty/1/3 duty) VFD Controller/Driver with Anode Digital Dimming

LAPIS Semiconductor Co., Ltd. 

1Semiconductor

FEDL9213-01

ML9213

Anode Dimming Data Input [Function Mode: 4]

N ML9213 receives the anode dimming data when function mode 4 is selected.

N The output duty changes in the range of 0/1024 (0%) to 1016/1024 (99.2%) for each grid.

N The 10-bit anode dimming data is input from LSB.

[Data Format]

Input Data

: 13 bits

Anode Dimming Data : 10 bits

Mode Data

: 3 bits

Bit

Input Data

1

2

3

4

5

6

7

8

9 10 11 12 13

D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 M0 M1 M2

LSB

MSB

Digital Dimming Data (10bits)

Mode Data

(3bits)

(LSB)

Dimming Data

(MSB)

D1 D2 D3 D4 D5 D6 D7 D8 D9 D10

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

Duty Cycle

0/1024

1/1024

1

1

1

0

1

1

1

1

1

1

0

0

0

1

1

1

1

1

1

1

1

0

0

1

1

1

1

1

1

1

1015/1024

1016/1024

1016/1024

1

1

1

1

1

1

1

1

1

1

1016/1024

Master Mode

Master Mode is selected when M/S pin is set at High level. The master mode operation is as follows:

N Input to DIM IN, SYNC IN1 and SYNC IN2 is ignored, and these pins should be connected to L-GND or VDD.

N The pulse width of SEG1 to SEG56 is controlled by the internal digital dimming circuit.

N The segment data corresponding to GRID1 to 3 is selected by the internal timing generator.

12/19

Share Link: