datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

ICS83052AGILFT Ver la hoja de datos (PDF) - Integrated Device Technology

Número de pieza
componentes Descripción
Lista de partido
ICS83052AGILFT
IDT
Integrated Device Technology IDT
ICS83052AGILFT Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ICS83052I Data Sheet
2:1, SINGLE ENDED MULTIPLEXER
TABLE 5D. AC CHARACTERISTICS, V = V = 2.5V ± 5%, TA = -40°C TO 85°C
DD
DDO
Symbol
Parameter
Test Conditions
Minimum Typical Maximum Units
f
MAX
tp
LH
tp
HL
tsk(i)
tsk(pp)
tjit
t /t
RF
odc
Output Frequency
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
Input Skew; NOTE 4
Part-to-Part Skew; NOTE 2, 4
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter section,
NOTE 3
Output Rise/Fall Time
Output Duty Cycle
155.52MHz,
Integration Range:
12kHz - 20MHz
20% to 80%
250
MHz
2.2
2.7
3.2
ns
2.2
2.7
3.2
ns
28
123
ps
400
ps
0.22
ps
300
700
ps
45
55
%
MUX
MUX Isolation
ISOLATION
45
dB
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established
when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet
specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Measured from V /2 of the input to V /2 of the output.
DD
DDO
NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and
with equal load conditions. Using the same type of input on each device, the output is measured at V /2.
DDO
NOTE 3: Driving only one input clock.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
TABLE 5E. AC CHARACTERISTICS, V = 2.5V ± 5%, V = 1.8V ± 5%, TA = -40°C TO 85°C
DD
DDO
Symbol
Parameter
Test Conditions
Minimum Typical Maximum Units
f
MAX
tp
LH
tp
HL
tsk(i)
tsk(pp)
tjit
t /t
RF
odc
Output Frequency
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
Input Skew; NOTE 4
Part-to-Part Skew; NOTE 2, 4
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter section,
NOTE 3
Output Rise/Fall Time
Output Duty Cycle
155.52MHz,
Integration Range:
12kHz - 20MHz
20% to 80%
250
MHz
2.1
3.1
4.1
ns
2.1
3.1
4.2
ns
19
73
ps
350
ps
0.19
ps
350
850
ps
45
55
%
MUX
MUX Isolation
ISOLATION
45
dB
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established
when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet
specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Measured from V /2 of the input to V /2 of the output.
DD
DDO
NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and
with equal load conditions. Using the same type of input on each device, the output is measured at V /2.
DDO
NOTE 3: Driving only one input clock.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
ICS83052I REVISION B DECEMBER 8, 2011
6
©2011 Integrated Device Technology, Inc.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]