Application Circuit Diagram
Cr
VIN
VCC
VO
LVCC
HVCC
Rmax
Rmin
RT
Rss
HO
CTR
AR
Css
LO
CS
SG PG
Figure 1. Typical Application Circuit (LLC Resonant Half-Bridge Converter)
Block Diagram
Vre f
IR T
RT 8
Vre f
IR T
3V
2IR T
1V
2V
AR 6
5k
VC s s H/ VC s s L
LVCC
12
S
Q
R
D ivider
LV good
CC
Vre f
L U V+ / L U V-
In tern al
B ias
T im e
D elay
3 5 0n s
Level
S hifter
H UV+ / H UV-
H ig h S ide
Gate D river
T im e
D elay
3 5 0n s
B alancin g
D elay
L ow S ide
Gate D river
1 HVcc
3 HO
2 CTR
14 LO
L VC C
VO V P
LV g o od
CC
TSD
D elay
50ns
D elay
1.5µs
S
Q
R
Sh utd own with o ut delay
VA O C P
VO C P
-1
16 PG
10 SG
9
CS
Figure 2. Internal Block Diagram
© 2009 Fairchild Semiconductor Corporation
FAN7621S • Rev. 1.0.1
2
www.fairchildsemi.com