CY7C1410KV18 Ver la hoja de datos (PDF) - Cypress Semiconductor
Número de pieza
componentes Descripción
Lista de partido
CY7C1410KV18 Datasheet PDF : 30 Pages
| |||
CY7C1410KV18, CY7C1425KV18
CY7C1412KV18, CY7C1414KV18
Truth Table
The truth table for CY7C1410KV18, CY7C1425KV18, CY7C1412KV18, and CY7C1414KV18 follow.[2, 3, 4, 5, 6, 7]
Operation
K
Write cycle:
L-H
Load address on the rising edge of K;
input write data on K and K rising edges.
Read cycle:
L-H
Load address on the rising edge of K;
wait one and a half cycle; read data on C and C rising edges.
NOP: No operation
L-H
Standby: Clock stopped
Stopped
RPS WPS
DQ
X L D(A + 0) at K(t)
DQ
D(A + 1) at K(t)
L X Q(A + 0) at C(t + 1) Q(A + 1) at C(t + 2)
H H D=X
Q = high Z
X X Previous state
D=X
Q = high Z
Previous state
Write Cycle Descriptions
The write cycle description table for CY7C1410KV18 and CY7C1412KV18 follow.[2, 8]
BWS0/ BWS1/
NWS0 NWS1
K
K
Comments
L
L L–H – During the data portion of a write sequence
CY7C1410KV18 both nibbles (D[7:0]) are written into the device.
CY7C1412KV18 both bytes (D[17:0]) are written into the device.
L
L
– L-H During the data portion of a write sequence
CY7C1410KV18 both nibbles (D[7:0]) are written into the device.
CY7C1412KV18 both bytes (D[17:0]) are written into the device.
L
H L–H – During the data portion of a write sequence
CY7C1410KV18 only the lower nibble (D[3:0]) is written into the device, D[7:4] remains unaltered.
CY7C1412KV18 only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered.
L
H
– L–H During the data portion of a write sequence
CY7C1410KV18 only the lower nibble (D[3:0]) is written into the device, D[7:4] remains unaltered.
CY7C1412KV18 only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered.
H
L L–H – During the data portion of a write sequence
CY7C1410KV18 only the upper nibble (D[7:4]) is written into the device, D[3:0] remains unaltered.
CY7C1412KV18 only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered.
H
L
– L–H During the data portion of a write sequence
CY7C1410KV18 only the upper nibble (D[7:4]) is written into the device, D[3:0] remains unaltered.
CY7C1412KV18 only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered.
H
H L–H – No data is written into the devices during this portion of a write operation.
H
H
– L–H No data is written into the devices during this portion of a write operation.
Notes
2. X = “Don't Care,” H = Logic HIGH, L = Logic LOW, represents rising edge.
3. Device powers up deselected with the outputs in a tristate condition.
4. “A” represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst.
5. “t” represents the cycle at which a read/write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the “t” clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. Ensure that when the clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging
symmetrically.
8.
Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table.
different portions of a write cycle, as long as the setup and hold requirements are achieved.
NWS0,
NWS1,
BWS0,
BWS1,
BWS2,
and
BWS3
can
be
altered
on
Document Number: 001-57825 Rev. *C
Page 11 of 30
[+] Feedback
Share Link: 