GA1087-MC Ver la hoja de datos (PDF) - TriQuint Semiconductor
Número de pieza
componentes Descripción
Lista de partido
GA1087-MC Datasheet PDF : 10 Pages
| |||
GA1087
AC Characteristics (VDD = +5 V + 5%, TA = 0 °C to +70 °C)
Symbol
t CPWH
t CPWL
t IR
Input Clock (REFCLK)
CLK pulse width HIGH
CLK pulse width LOW
Input rise time (0.8 V - 2.0 V)
Test Conditions (Figure 3) 1
Min
Figure 4
3
Figure 4
3
—
Typ
Max Unit
---
—
ns
---
—
ns
—
2.0
ns
Symbol Input Clock (Q0–Q10)
Test Conditions (Figure 3) 1
Min
t OR,t OF
t PD1 2
t PD2 2
t SKEW1 3
t SKEW2 3
t SKEW3 3
t SKEW4 3
t CYC 4
t JP 5
t JR 5
t SYNC 6
Rise/fall time (0.8 V – 2.0 V)
CLK ↑ to FBIN ↑ (GA1087-MC500)
CLK ↑ to FBIN ↑ (GA1087-MC700)
Rise–rise, fall–fall (within group)
Rise–rise, fall–fall (group-to-group, aligned)
Rise–rise, fall–fall (group-to-group, non-aligned)
Rise–fall, fall–rise
Duty-cycle Variation
Period-to-Period Jitter
Random Jitter
Synchronization Time
Figure 4
Figure 4
Figure 4
Figure 5
Figure 6 (skew2 takes into account skew1)
Figure 7 (skew3 takes into account skews1, 2)
Figure 8 (skew4 takes into account skew3)
Figure 4
Figure 4
Figure 4
350
–850
–1050
—
—
—
—
–1000
—
—
—
Typ
—
–350
–350
60
75
—
—
0
80
190
10
Max Unit
1400 ps
+150 ps
+350 ps
150
ps
350
ps
650
ps
1200 ps
+1000 ps
200
ps
400
ps
500
µs
Notes: 1. All measurements are tested with a REFCLK having a rise time of 0.5 ns (0.8 V to 2.0 V).
2. The PLL maintains alignment of CLK and FBIN at all times. This specification applies to the rising edge only because
the input duty cycle can vary.
while the output duty cycle is typically 50/50. The delay tPD is measured at the 1.5 V level between CLK and FBIN.
3. Skew specifies the width of the window in which outputs switch, and is measured at 1.5 V.
4. This specification represents the deviation from 50/50 on the outputs.
5. Jitter specifications refer to peak-to-peak value. tJR is the jitter on the output with respect to the reference clock.
tJP is the jitter on the output with respect to the output’s previous rising edge.
6. tSYNC is the time required for the PLL to synchronize; this assumes the presence of a CLK signal and
a connection from one of the outputs to FBIN.
Figure 3. AC Test Circuit
+5 V
R1
Z
R2
+5 V
R1
Z
R2
Notes:
R1 = 160 Ω
R2 = 71 Ω
Y+Z=X
Y
FBIN Q0
Q1
Q2
•
•
•
•
CLK Q10
50 Ω
X
•
•
•
•
+5 V
R1 +5 V
R2 R1
R2
+5 V
R1
R2
For additional information and latest specifications, see our website: www.triquint.com
5
Share Link: 