datasheetbank_Logo   búsqueda de Hoja de datos y gratuito Fichas de descarga
Número de pieza  
casa  >>>  Lattice  >>> M5-128/104-10VI PDF

M5-128/104-10VI Hoja de datos - Lattice Semiconductor

Número de piezaDescripción (Función)Fabricante
M5-128/104-10VI Fifth Generation MACH Architecture Lattice
Lattice Semiconductor Lattice
M5-128/104-10VI PDF Hoja de datos : M5-128/104-10VI pdf   
M5-512/160-12HI image

GENERAL DESCRIPTION
The MACH® 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.
Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E2CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the PCI Local Bus Specification.

FEATURES
◆ High logic densities and I/Os for increased logic integration
   — 128 to 512 macrocell densities
   — 68 to 256 I/Os
◆ Wide selection of density and I/O combinations to support most application needs
   — 6 macrocell density options
   — 7 I/O options
   — Up to 4 I/O options per macrocell density
   — Up to 5 density & I/O options for each package
◆ Performance features to fit system needs
   — 5.5 ns tPD Commercial, 7.5 ns tPD Industrial
   — 182 MHz fCNT
   — Four programmable power/speed settings per block
◆ Flexible architecture facilitates logic design
   — Multiple levels of switch matrices allow for performance-based routing
   — 100% routability and pin-out retention
   — Synchronous and asynchronous clocking, including dual-edge clocking
   — Asynchronous product- or sum-term set or reset
   — 16 to 64 output enables
   — Functions of up to 32 product terms
◆ Advanced capabilities for easy system integration
   — 3.3-V & 5-V JEDEC-compliant operations
   — IEEE 1149.1 compliant for boundary scan testing
   — 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port
   — PCI compliant (-5/-6/-7/-10/-12 speed grades)
   — Safe for mixed supply voltage system design
   — Bus-Friendly™ Inputs & I/Os
   — Individual output slew rate control
   — Hot socketing
   — Programmable security bit
◆ Advanced E2CMOS process provides high performance, cost effective solutions
◆ Supported by ispDesignEXPERT™ software for rapid logic development
   — Supports HDL design methodologies with results optimized for MACH 5 devices
   — Flexibility to adapt to user requirements
   — Software partnerships that ensure customer success
◆ Lattice and Third-party hardware programming support
   — LatticePRO™ software for in-system programmability support on PCs and Automated Test Equipment
   — Programming support on all major programmers including Data I/O, BP Microsystems, Advin, and System General

 

Enlace de página (HTML): 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47 
 

Otras búsquedas fabricante relacionadas con M5-128/104-10VI ficha técnica

Número de piezaDescripción (Función)PDFFabricante
DRV2604 Haptic Driver for ERM and LRA with Internal Memory and Smart Loop Architecture DRV2604 View Texas Instruments
DRV2605 Haptic Driver for ERM and LRA With Built-In Library and Smart-Loop Architecture DRV2605 View Texas Instruments
KB9224 VIDEO-CD 2ND GENERATION KB9224 View Samsung
DRV2605L-Q1 Automotive Haptic Driver for LRA and ERM with Effect Library and Smart-Loop Architecture DRV2605L-Q1 View Texas Instruments
CR2500ING Next-Generation Firewall for Large Enterprise Networks CR2500ING View Unspecified
MC100LVEL39DW 5VECL ÷2/4, ÷4/6 Clock Generation Chip MC100LVEL39DW View ON Semiconductor
DRV2605L 2 to 5.2 V Haptic Driver for LRA and ERM With Effect Library and Smart-Loop Architecture DRV2605L View Texas Instruments
SY10EL34ZCTR 5V/3.3V ÷2, ÷4, ÷8 CLOCK GENERATION CHIP SY10EL34ZCTR View Micrel
WJM3000 Next Generation RFID Reader Module WJM3000 View WJ Communications => Triquint
MC100EL34 ÷2, ÷4, ÷8 Clock Generation Chip MC100EL34 View Motorola => Freescale

Compartir Enlace :  

English 한국어 русский 简体中文 日本語


All Rights Reserved © datasheetbank.com 2014 - 2019  ] [ política De Privacidad ] [ Solicitud Hoja de datos ]