CS61880 Ver la hoja de datos (PDF) - Cirrus Logic

Número de pieza

componentes Descripción

Lista de partido

CS61880

Octal E1 Line Interface Unit

Cirrus Logic 

CS61880

SYMBOL

INTL/MOT/CODEN

TXOE

CLKE

LQFP

88

114

115

FBGA

H12

E14

E13

TYPE

I

I

I

DESCRIPTION

Intel/Motorola/Coder Mode Select Input

Parallel Host Mode - When this pin is “Low” the micropro-

cessor interface is configured for operation with Motorola

processors. When this pin is “High” the microprocessor in-

terface is configured for operation with Intel processors.

Hardware Mode - When the CS61880 is configured for uni-

polar operation, this pin, CODEN, configures the line

encoding/decoding function. When CODEN is low, HDB3

encoders/decoders are enabled. When CODEN is high,

AMI encoding/decoding is activated. This is done for all

eight channels.

Transmitter Output Enable

Host mode - Operates the same as in hardware mode. In-

dividual drivers can be set to a high impedance state via

the Output Disable Register (12h) (See Section 14.19 on

page 38).

Hardware Mode - When TXOE pin is asserted Low, all the

TX drivers are forced into a high impedance state. All other

internal circuitry remains active.

Clock Edge Select

In clock/data recovery mode, setting CLKE “high” will cause

RPOS/RNEG to be valid on the falling edge of RCLK and

SDO to be valid on the rising edge of SCLK. When CLKE is

set “low”, RPOS/RNEG is valid on the rising edge of RCLK,

and SDO is valid on the falling edge of SCLK. When the

part is operated in data recovery mode, the RPOS/RNEG

output polarity is active “high” when CLKE is set “high” and

active “low” when CLKE is set “low”.

DS450PP2

13

Share Link: