datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

LT1641IS8 Ver la hoja de datos (PDF) - Linear Technology

Número de pieza
componentes Descripción
Lista de partido
LT1641IS8
Linear
Linear Technology Linear
LT1641IS8 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LT1641
AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 24V
SYMBOL
tPHLON
tPLHON
tPHLFB
tPLHFB
tPHLSENSE
PARAMETER
ON Low to GATE Low
ON High to GATE High
FB Low to PWRGD Low
FB High to PWRGD High
(VCC – SENSE) High to GATE Low
CONDITIONS
Figures 1, 2
Figures 1, 2
Figures 1, 3
Figures 1, 3
Figures 1, 4
MIN TYP MAX UNITS
6
µs
1.7
µs
3.2
µs
1.5
µs
0.5
1
2
µs
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All currents into device pins are positive; all currents out of device
pins are negative. All voltages are referenced to ground unless otherwise
specified.
PI FU CTIO S
ON (Pin 1): The ON pin is used to implement undervoltage
lockout. When the ON pin is pulled below the 1.233V High-
to-Low threshold voltage, an undervoltage condition is
detected and the GATE pin is pulled low to turn the
MOSFET off. When the ON pin rises above the 1.313V
Low-to-High threshold voltage, the MOSFET is turned on
again.
Pulsing the ON pin low after a current limit fault will reset
the fault latch and allow the part to turn back on.
FB (Pin 2): “Power Good” Comparator Input. It monitors
the output voltage with an external resistive divider. When
the voltage on the FB pin is lower than the High-to-Low
threshold of 1.233V, the PWRGD pin is pulled low and
released when the FB pin is pulled above the 1.313V Low-
to-High threshold.
The FB pin also effects foldback current limit (see Figure␣ 7
and related discussion).
PWRGD (Pin 3): Open Collector Output to GND. The
PWRGD pin is pulled low whenever the voltage at the FB
pin falls below the High-to-Low threshold voltage. It goes
into a high impedance state when the voltage on the FB pin
exceeds the Low-to-High threshold voltage. An external
pull-up resistor can pull the pin to a voltage higher or lower
than VCC.
GND (Pin 4): Chip Ground.
TIMER (Pin 5): Timing Input. An external timing capacitor
at this pin programs the maximum time the part is allowed
to remain in current limit.
When the part goes into current limit, an 80µA pull-up
current source starts to charge the timing capacitor. When
the voltage on the TIMER pin reaches 1.233V, the GATE
pin is pulled low; the pull-up current will be turned off and
the capacitor is discharged by a 3µA pull-down current.
When the TIMER pin falls below 0.5V, the GATE pin turns
on once the ON pin is pulsed low to reset the internal fault
latch. If the ON pin is not cycled low, the GATE pin remains
latched off.
By connecting a 0.01µF capacitor from the GATE pin to the
center tap of a resistive divider at the ON pin, the part
automatically restarts after a current limit fault. With a
short at the output, the part cycles on and off with a 3.75%
on-time duty cycle.
GATE (Pin 6): The High Side Gate Drive for the External
N-Channel. An internal charge pump guarantees at least
10V of gate drive for supply voltages above 20V and 4.5V
gate drive for supply voltages between 9V and 20V. The
rising slope of the voltage at the GATE is set by an external
capacitor connected from the GATE pin to GND and an
internal 10µA pull-up current source from the charge
pump output.
When the current limit is reached, the GATE pin voltage will
be adjusted to maintain a constant voltage across the
sense resistor while the timer capacitor starts to charge.
If the TIMER pin voltage exceeds 1.233V, the GATE pin will
be pulled low.
The GATE pin is pulled to GND whenever the ON pin is
pulled low, the VCC supply voltage drops below the 8.3V
undervoltage lockout threshold or the TIMER pin rises
above 1.233V.
3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]