datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

M37640E8 Ver la hoja de datos (PDF) - MITSUBISHI ELECTRIC

Número de pieza
componentes Descripción
Lista de partido
M37640E8 Datasheet PDF : 172 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Mitsubishi Microcomputer
7600 Series
M37640E8-XXXF Preliminary Specification
2.2 CPU Mode Registers
Address
Description
000016
000116
CPU mode register A
CPU mode register B
Acronym and
Value at Reset
CPMA=0C
CPMB=83
This device has two CPU mode registers: CPU Mode Register A (CPMA) and CPU Mode Register B
(CPMB) that control the processor mode, clock, slow memory wait and other CPU functions. The bit
representation of each register is described in Figure 2-3 and Figure 2-4:
MSB
7
CPMA7
CPMA6 CPMA5 CPMA4 CPMA3 CPMA2 CPMA1
CPMA0,1
CPMA2
CPMA3
CPMA4
CPMA5
CPMA6
CPMA7
Processor Mode Bits (bits 1,0)
Bit 1
Bit 0
0
0: Single-Chip Mode
0
1: Memory Expansion Mode
1
0: Microprocessor Mode
1
1: Not used
Stack Page Selection Bit (bit 2)
0: In page 0 area
1: In page 1 area
Xcout Drive Capacity Selection Bit (bit 3)
0: Low
1: High
Clock XCin-XCout Stop Bit (bit 4)
0: Stop
1: Oscillator
Clock Xin-Xout Stop Bit (bit 5)
0: Oscillator
1: Stop
Internal Clock Selection Bit (bit 6)
0: External Clock
1: fsyn
External Clock Selection Bit (bit 7)
0: Xin-Xout
1: XCin-XCout
Figure 2-3. CPU Mode Register A
CPMA0
LSB
0
Address: 000016
Access: R/W
Reset: 0C16
MSB
7
CPMB7
Reserved CPMB5
CPMB4
CPMB3
CPMB2
CPMB1
CPMB0
LSB
0
Address: 000116
Access: R/W
CPMB0,1
CPMB2,3
CPMB4
CPMB5
CPMB6
CPMB7
Slow Memory Wait Bits (bits 1,0)
Bit 1
Bit 0
0
0: No wait
0
1: One time wait
1
0: Two time wait
1
1: Three time wait
Slow Memory Mode Bit (bits 3,2)
Bit 3
Bit 2
0
0: Software wait
0
1: Not used
1
0: Fixed wait by RDY pin L
1
1: Extended RDY wait
Expanded Data Memory Access Bit (bit 4)
0: EDMA output disabled (64 Kbyte data access area)
1: EDMA output enabled (greater than 64 Kbytes data access area)
HOLD Function Enable Bit (bit 5)
0: HOLD Function Disabled
1: HOLD Function Enabled
Reserved (Read/Write “0”)
Xout Drive Capacity Selection Bit (bit 7)
0: Low
1: High (default state after reset and after STOP mode)
Reset: 8316
Figure 2-4. CPU Mode Register B
CPU Mode Registers
7/9/98
2-7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]