FS6159-01 Ver la hoja de datos (PDF) - AMI Semiconductor

Número de pieza

componentes Descripción

Lista de partido

FS6159-01

Auxiliary Motherboard Clock Generator/Buffer IC

AMI Semiconductor 

FS6159-01

Auxiliary Motherboard Clock Generator/Buffer IC

3.3 Register Programming

A logic-one written to a valid bit location enables (turns

on) the assigned output clock. Likewise, a logic-zero

written to a valid bit location disables (turns off) the as-

signed output clock.

Any unused or reserved register bits should be cleared to

zero. These registers are expected to be configured at

power-up and are not expected to change during normal

modes of operation. Serial bits are read by this device

starting with Byte 0 and proceeding to Byte 4. Bit 7 of

each byte is read first, and bits are read in descending

order down to Bit 0.

Note that the SEL_Q, SEL_R and SEL_S pins will over-

ride any register settings when disabling outputs. Regis-

ter settings will only affect enabled outputs.

Upon application of VDD to the device, all register bits

are set to one (1) so that all outputs are enabled and ac-

tive. All programmed settings will be retained if the device

is powered-down via PWR_DWN# low. After powering-up

the device via PWR_DWN# the device will operate ac-

cording to the internal register settings.

Table 8: Byte 0 Register

BIT

CLOCK

PIN DESCRIPTION

7

PCI_0

6 1 = enabled, 0 = disabled

6

PCI_1

7 1 = enabled, 0 = disabled

5

PCI_2

10 1 = enabled, 0 = disabled

4

PCI_3

11 1 = enabled, 0 = disabled

3

PCI_4

14 1 = enabled, 0 = disabled

2

PCI_5

15 1 = enabled, 0 = disabled

1

PCI_6

17 1 = enabled, 0 = disabled

0

PCI_7

18 1 = enabled, 0 = disabled

Table 9: Byte 1 Register

BIT

CLOCK

PIN DESCRIPTION

7

PCI_8

21 1 = enabled, 0 = disabled

6

PCI_9

22 1 = enabled, 0 = disabled

5

PCI_10

24 1 = enabled, 0 = disabled

4

PCI_11

25 1 = enabled, 0 = disabled

3

CK48_0

36 1 = enabled, 0 = disabled

2

CK48_1

37 1 = enabled, 0 = disabled

1

REF_0

54 1 = enabled, 0 = disabled

0

REF_1

55 1 = enabled, 0 = disabled

Table 10: Byte 2 Register

BIT

CLOCK

PIN DESCRIPTION

7

CK66_0

42 1 = enabled, 0 = disabled

6

CK66_1

43 1 = enabled, 0 = disabled

5

CK66_2

46 1 = enabled, 0 = disabled

4

CK66_3

47 1 = enabled, 0 = disabled

3

CK66_4

50 1 = enabled, 0 = disabled

2

CK66_5

51 1 = enabled, 0 = disabled

1

(reserved)

- Initialize to 0

0

(reserved)

- Initialize to 0

Table 11: Byte 3 Register

BIT

CLOCK

PIN DESCRIPTION

7

(reserved)

- Initialize to 0

6

(reserved)

- Initialize to 0

5

(reserved)

- Initialize to 0

4

(reserved)

- Initialize to 0

3

(reserved)

- Initialize to 0

2

(reserved)

- Initialize to 0

1

(reserved)

- Initialize to 0

0

(reserved)

- Initialize to 0

Table 12: Byte 4 Register

BIT

CLOCK

PIN DESCRIPTION

7

(reserved)

- Initialize to 0

6

(reserved)

- Initialize to 0

5

(reserved)

- Initialize to 0

4

(reserved)

- Initialize to 0

3

(reserved)

- Initialize to 0

2

(reserved)

- Initialize to 0

1

(reserved)

- Initialize to 0

0

(reserved)

- Initialize to 0

ISO9001

2.27.02

5

Share Link: