FS6158-01 Ver la hoja de datos (PDF) - AMI Semiconductor

Número de pieza

componentes Descripción

Lista de partido

FS6158-01

Two-Way/Four Way Motherboard Clock Generator/Buffer IC

AMI Semiconductor 

FS6158-01

Two-Way/Four Way Motherboard Clock Generator/Buffer IC

Table 14: AC Timing Specifications

Unless otherwise stated, all power supplies = 3.3V, no load on any output, and ambient temperature TA = 25°C. Parameters denoted with an asterisk ( * ) represent nominal characterization data and

are not currently production tested to any specific limits. MIN and MAX characterization data are ± 3σ from typical. Spread spectrum modulation is disabled except for Rise/Fall time measurements.

PARAMETER

SYMBOL

CONDITIONS/DESCRIPTION

MIN.

TYP. MAX. UNITS

Overall

Spread Spectrum Modulation

Frequency *

fm

SS_EN# low

Spread Spectrum Modulation

Index *

δm

SS_EN# low

Tristate Enable Delay *

tDZL, tDZH SEL_A:B=00, SEL133/100#=0

1.0

Tristate Disable Delay *

tDLZ, tDHZ SEL_A:B=11, SEL133/100#=0

1.0

Clock Stabilization (on power-up) *

tSTB

via PWR_DWN#

HOST_P1:4, HOST_N1:4 Clock Outputs

Clock Skew *

Duty Cycle *

Jitter, Long Term (σy(τ)) *

Jitter, Period (peak-peak) *

Rise Time *

Rise/Fall Time Matching*

tsk(o)

HOST pair to HOST pair @ VX, RIREF = 475Ω,

IOH = 6 × IREF, RS = 33.2Ω, RP = 49.9Ω

dt

Ratio of high pulse width to one clock period at VX,

RIREF = 475Ω, IOH = 6 × IREF, RS=33.2Ω, RP=49.9Ω

45

On rising edges 500µs apart at VX relative to an

tj(LT)

ideal clock, RIREF = 475Ω, IOH = 6 × IREF,

RS = 33.2Ω, RP = 49.9Ω

tj(∆P)

Rising edge to rising edge at VX,, RIREF = 475Ω,

IOH = 6 × IREF, RS = 33.2Ω, RP = 49.9Ω

tr

Rising edge to rising edge at VX,, RIREF = 475Ω,

IOH = 6 × IREF, RS = 33.2Ω, RP = 49.9Ω

175

Rising edge to rising edge at VX,, RIREF = 475Ω,

IOH = 6 × IREF, RS = 33.2Ω, RP = 49.9Ω

MREF_P, MREF_N Clock Outputs

Duty Cycle *

dt

Ratio of high pulse width to one clock period,

measured at 1.5V

45

Jitter, Long Term (σy(τ)) *

Jitter, Period (peak-peak) *

Rise Time *

Fall Time *

tj(LT)

On rising edges 500µs apart at 1.5V relative to an

ideal clock, CL=30pF

tj(∆P)

From rising edge to rising edge at 1.5V, CL=30pF

tr min

Measured @ 0.4V – 2.4V; CL=10pF

0.4

tr max

Measured @ 0.4V – 2.4V; CL=30pF

tf min

Measured @ 2.4V – 0.4V; CL=10pF

0.4

tf max

Measured @ 2.4V – 0.4V; CL=30pF

31.5

kHz

-0.5

%

10

ns

10

ns

3.0

ms

100

ps

55

%

ps

150

ps

450

ps

20

%

55

%

ps

250

ps

ns

1.6

ns

1.6

ISO9001

9

2.26.02

Share Link: