HM-6551/883 Ver la hoja de datos (PDF) - Intersil

Número de pieza

componentes Descripción

Lista de partido

HM-6551/883

256 x 4 CMOS RAM

Intersil 

Functional Diagram

HM-6551/883

A0

A

A1

LATCHED

5 GATED

A5

A6

ADDRESS

REGISTER A

ROW

DECODER

32

A7

5

32 x 32

MATRIX

D0

A

8 8 8 8D

Q

D1

A

D2

A

GATED COLUMN

DECODER

AND DATA I/O

D DATA Q

OUTPUT

D LATCHES Q

D3

A

D

Q

3

3

L

E

W

L

S2

D SELECT Q

LATCH

S1

A

A

LATCHED ADDRESS

REGISTER

A2

A3

A4

NOTES:

1. Select Latch: L Low → Q = D and Q latches on rising edge of L.

2. Address Latches And Gated Decoders: Latch on falling edge of E and gate on falling edge of E.

3. All lines positive logic-active high.

4. Three-State Buffers: A high → output active.

5. Data Latches: L High → Q = D and Q latches on falling edge of L.

Q0

A

Q1

A

Q2

A

Q3

A

2

Share Link: