IC61C6416 Ver la hoja de datos (PDF) - Integrated Circuit Solution Inc

Número de pieza

componentes Descripción

Lista de partido

IC61C6416

20ns; 5V; 64K x 16 high-speed CMOS static RAM

Integrated Circuit Solution Inc 

1+$+$"$

WRITE CYCLE NO. 2(OE is HIGH During Write Cycle) (1,2)

ADDRESS

OE

t WC

VALID ADDRESS

t HA

CE LOW

WE

t SA

UB, LB

DOUT

DATA UNDEFINED

DIN

t AW

t PWE1

t PBW

t HZWE

HIGH-Z

t LZWE

t SD

t HD

DATAIN VALID

WRITE CYCLE NO. 3(OE is LOW During Write Cycle) (1)

ADDRESS

OE LOW

t WC

VALID ADDRESS

t HA

CE LOW

WE

t SA

UB, LB

DOUT

DATA UNDEFINED

DIN

t AW

t PWE2

t PBW

t HZWE

HIGH-Z

t LZWE

t SD

t HD

DATAIN VALID

Notes:

1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write,

but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling

edge of the signal that terminates the Write.

2. I/O will assume the High-Z state if OE > VIH.

8

Integrated Circuit Solution Inc.

AHSR011-0A 05/23/2001

Share Link: