AD6426 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Lista de partido
AD6426 Datasheet PDF : 50 Pages
| |||
AD6426 Data Sheet Change Summary
Number
1
2
3
4
5
6
7
8
9
10
11
12
Date
5/19/98
5/19/98
5/19/98
5/19/98
5/19/98
5/19/98
5/19/98
5/19/98
5/20/98
5/20/98
5/20/98
6/9/98
AD6426 Preliminary Revision 2.3
(Changes from Revision 1.0)
Description of Change
Motorola Serial Display mode added.
TXENABLE NMI function freeing up the IRQ6 pin added.
Dimensional tolerances for BGA package outline drawing added.
Memory I/F timing specs separated into characteristics and requirements.
Dual band control signals renamed- BANDSELECT0 is multiplexed with GPIO[2], BANDSELECT1
is multiplexed with GPIO[1]. For DB radios requiring a single Bandselect bit, BANDSELECT0 is
enabled. For DB radios requiring 2 Bandselect bits then both BANSELECT0,1 can be enabled.
These signals were previously referred to as BANDSELECT and DCSSEL.
VBC and radio I/F diagram in Figure 6 updated to show a generic DB radio I/F.
DAI I/F Pins updated to be consistent with DAI Box users manual.
GPIO[7:0] Pin functions in Mode D (Table 24) were incorrectly listed as being all Tristate outputs.
The correct function is GPIO7 = TRI and GPIO[6:0] = O.
Requirements for 32kHz crystal for slow clocking added.
Pin functions in Emulation mode GPO 0,6,7 in Table 24 are renamed to reserve.
Memory Interface Timing Specification: read timing specs changed to max with the exception of
Control Processor data hold and Parameters broken out separately into requirements and
characteristics.
In Fig 24 the following pins were incorrectly labeled and thus changed;
a) Pin 45 from HWR to UBS
b) Pin 46 from LWR to LBS
c) Pin 98 from GND to VDD
d) Pin 99 from VDD to GND
June 10, 1998
Page 1 of 2
Share Link: 