![](/html/AMD/275561/page11.png)
PRELIMINARY
Table 2. Am29DL800BT Top Boot Sector Architecture
Bank
Sector
Sector Address
Bank Address
A18 A17 A16 A15 A14 A13 A12
Sector Size
(Kbytes/
Kwords)
(x8)
Address Range
SA0 0 0 0 0 X X X
64/32
00000h–0FFFFh
SA1 0 0 0 1 X X X
64/32
10000h–1FFFFh
SA2 0 0 1 0 X X X
64/32
20000h–2FFFFh
SA3 0 0 1 1 X X X
64/32
30000h–3FFFFh
SA4 0 1 0 0 X X X
64/32
40000h–4FFFFh
SA5 0 1 0 1 X X X
64/32
50000h–5FFFFh
SA6 0 1 1 0 X X X
Bank 2
SA7 0 1 1 1 X X X
64/32
64/32
60000h–6FFFFh
70000h–7FFFFh
SA8 1 0 0 0 X X X
64/32
80000h–8FFFFh
SA9 1 0 0 1 X X X
64/32
90000h–9FFFFh
SA10 1 0 1 0 X X X
64/32
A0000h–AFFFFh
SA11 1 0 1 1 X X X
64/32
B0000h–BFFFFh
SA12 1 1 0 0 X X X
64/32
C0000h–CFFFFh
SA13 1 1 0 1 X X X
64/32
D0000h–DFFFFh
SA14 1 1 1 0 0 0 X
16/8
E0000h–E3FFFh
01X
SA15 1 1 1 0
10X
32/16
E4000h–E7FFFh,
E8000h–EBFFFh
SA16 1 1 1 0 1 1 0
8/4
EC000h–EDFFFh
SA17 1 1 1 0 1 1 1
8/4
EE000h–EFFFFh
Bank 1
SA18 1 1 1 1 0 0 0
8/4
F0000h–F1FFFh
SA19 1 1 1 1 0 0 1
8/4
F2000h–F3FFFh
01X
SA20 1 1 1 1
10X
32/16
F4000h–F7FFFh,
F8000h–FBFFFh
SA21 1 1 1 1 1 1 X
16/8
FC000h–FFFFFh
(x16)
Address Range
00000h–07FFFh
08000h–0FFFFh
10000h–17FFFh
18000h–1FFFFh
20000h–27FFFh
28000h–2FFFFh
30000h–37FFFh
38000h–3FFFFh
40000h–47FFFh
48000h–4FFFFh
50000h–57FFFh
58000h–5FFFFh
60000h–67FFFh
68000h–6FFFFh
70000h–71FFFh
72000h–73FFFh
74000h–75FFFh
76000h–76FFFh
77000h–77FFFh
78000h–78FFFh
79000h–79FFFh
7A000h–7BFFFh
7C000h–7DFFFh
7E000h–7FFFFh
Note: The address range is A18:A-1 if in byte mode (BYTE# = VIL). The address range is A18:A0 if in word mode (BYTE# = VIH).
Am29DL800B
11