EBD11UD8ABDA-7A Ver la hoja de datos (PDF) - Elpida Memory, Inc
Número de pieza
componentes Descripción
Lista de partido
EBD11UD8ABDA-7A Datasheet PDF : 19 Pages
| |||
DATA SHEET
1GB DDR SDRAM SO DIMM
EBD11UD8ABDA (128M words × 64 bits, 2 Ranks)
Description
The EBD11UD8ABDA is 128M words × 64 bits, 2 ranks
Double Data Rate (DDR) SDRAM Small Outline Dual
In-line Memory Module, mounting 16 pieces of 512M
bits DDR SDRAM sealed in TCP package. Read and
write operations are performed at the cross points of
the CK and the /CK. This high-speed data transfer is
realized by the 2 bits prefetch-pipelined architecture.
Data strobe (DQS) both for read and write are available
for high speed and reliable data bus design. By setting
extended mode register, the on-chip Delay Locked
Loop (DLL) can be set enable or disable. This module
provides high density mounting without utilizing surface
mount technology. Decoupling capacitors are mounted
beside each TCP on the module board.
Note: Do not push the cover or drop the modules in
order to avoid mechanical defects, which may
result in electrical defects.
Features
• 200-pin socket type small outline dual in line memory
module (SO DIMM)
PCB height: 31.75mm
Lead pitch: 0.6mm
• 2.5V power supply
• Data rate: 333Mbps/266Mbps (max.)
• 2.5 V (SSTL_2 compatible) I/O
• Double Data Rate architecture; two data transfers per
clock cycle
• Bi-directional, data strobe (DQS) is transmitted
/received with data, to be used in capturing data at
the receiver
• Data inputs, outputs and DM are synchronized with
DQS
• 4 internal banks for concurrent operation
(Component)
• DQS is edge aligned with data for READs; center
aligned with data for WRITEs
• Differential clock inputs (CK and /CK)
• DLL aligns DQ and DQS transitions with CK
transitions
• Commands entered on each positive CK edge; data
referenced to both edges of DQS
• Data mask (DM) for write data
• Auto precharge option for each burst access
• Programmable burst length: 2, 4, 8
• Programmable /CAS latency (CL): 2, 2.5
• Refresh cycles: (8192 refresh cycles /64ms)
7.8µs maximum average periodic refresh interval
• 2 variations of refresh
Auto refresh
Self refresh
Document No. E0287E70 (Ver. 7.0)
Date Published April 2003 (K) Japan
URL: http://www.elpida.com
Elpida Memory , Inc. 2002-2003
Share Link: 