ICS9250-16 Ver la hoja de datos (PDF) - Integrated Circuit Systems

Número de pieza

componentes Descripción

Lista de partido

ICS9250-16

Frequency Generator & Integrated Buffers for Celeron & PII/III™

Integrated Circuit Systems 

Power Down Waveform

ICS9250-16

Note

1. After PD# is sampled active (Low) for 2 consective rising edges of CPUCLKs, all

the output clocks are driven Low on their next High to Low tranistiion.

2. Power-up latency <3ms.

3. Waveform shown for 100MHz

Maximum Allowed Current

810E

Condition

Powerdown Mode

(PWRDWN# = 0

Full Active 66MHz

SEL1, 0 = 10

Full Active 100MHz

SEL1, 0 = 11

Max 2.5V supply consumption Max 2.5V supply consumption

Max discrete cap loads,

Max discrete cap loads,

Vddq2 = 2.625V

Vddq2 = 3.465V

All static inputs = Vddq3 or GND All static inputs = Vddq3 or GND

10mA

10mA

70mA

310mA

100mA

300mA

Clock Enable Configuration

PD# CPUCLK SDRAM IOAPIC

66MHz

PCICLK

REF,

48MHz

Osc

VCOs

0

LOW

LOW LOW LOW LOW LOW OFF OFF

1

ON

ON

ON

ON

ON

ON ON ON

3

Share Link: