IRS2003STRPBF Ver la hoja de datos (PDF) - International Rectifier
Número de pieza
componentes Descripción
Lista de partido
IRS2003STRPBF Datasheet PDF : 14 Pages
| |||
IRS2003(S)PbF
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage param-
eters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured
under board mounted and still air conditions.
Symbol
VB
VS
VHO
VCC
VLO
VIN
dVs/dt
PD
RthJA
TJ
TS
TL
Definition
High-side floating absolute voltage
High-side floating supply offset voltage
High-side floating output voltage
Low-side and logic fixed supply voltage
Low-side output voltage
Logic input voltage (HIN & LIN)
Allowable offset supply voltage transient
(8 Lead PDIP)
Package power dissipation @ TA ≤ +25 °C (8 Lead SOIC)
Thermal resistance, junction to ambient
(8 Lead PDIP)
(8 Lead SOIC)
Junction temperature
Storage temperature
Lead temperature (soldering, 10 seconds)
Min.
-0.3
VB - 25
VS - 0.3
-0.3
-0.3
-0.3
—
—
—
—
—
—
-55
—
Max.
225
VB + 0.3
VB + 0.3
25
VCC + 0.3
VCC + 0.3
50
1.0
0.625
125
200
150
150
300
Units
V
V/ns
W
°C/W
°C
Recommended Operating Conditions
The input/output logic timing diagram is shown in Fig. 1. For proper operation the device should be used within the
recommended conditions. The VS offset rating is tested with all supplies biased at a 15 V differential.
Symbol
VB
VS
VHO
VCC
VLO
VIN
TA
Definition
High-side floating supply absolute voltage
High-side floating supply offset voltage
High-side floating output voltage
Low-side and logic fixed supply voltage
Low-side output voltage
Logic input voltage (HIN & LIN)
Ambient temperature
Min.
VS + 10
Note 1
VS
10
0
0
-40
Max.
VS + 20
200
VB
20
VCC
VCC
125
Units
V
°C
Note 1: Logic operational for VS of -5 V to +200 V. Logic state held for VS of -5 V to -VBS. (Please refer to the Design Tip
DT97-3 for more details).
www.irf.com
2
Share Link: 