PCA9561D Ver la hoja de datos (PDF) - Philips Electronics

Número de pieza

componentes Descripción

Lista de partido

PCA9561D

Quad 6-bit multiplexed I2C EEPROM DIP switch

Philips Electronics 

Philips Semiconductors

Quad 6-bit multiplexed I2C EEPROM DIP switch

Product data sheet

PCA9561

CHARACTERISTICS OF THE I2C-BUS

The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line

(SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may

be initiated only when the bus is not busy.

Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as

changes in the data line at this time will be interpreted as control signals (see Figure 3).

SDA

SCL

data line

stable;

data valid

change

of data

allowed

SW00363

Figure 3. Bit transfer

Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined

as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 4).

System configuration

A device generating a message is a ‘transmitter’, a device receiving is the ‘receiver’. The device initiates a transfer is the ‘master’ and the

devices which are controlled by the master are the ‘slaves’ (see Figure 5).

SDA

SDA

SCL

S

SCL

P

START condition

STOP condition

Figure 4. Definition of start and stop conditions

SW00365

SDA

SCL

MASTER

TRANSMITTER/

RECEIVER

SLAVE

RECEIVER

SLAVE

TRANSMITTER/

RECEIVER

MASTER

TRANSMITTER

MASTER

TRANSMITTER/

RECEIVER

SLAVE

Figure 5. System configuration

I2C

MULTIPLEXER

SW00366

2004 May 17

7

Share Link: