PCD6003 Ver la hoja de datos (PDF) - Philips Electronics

Número de pieza

componentes Descripción

Lista de partido

PCD6003

Digital telephone answering machine chip

Philips Electronics 

Philips Semiconductors

Digital telephone answering machine chip

Product specification

PCD6003

Table 8 shows the DSP clock frequency settings. Setting

the DSP frequency to the correct value according to the

operation mode of the DSP is done by the Application

Programming Interface (API). Please refer to the API

specification for more details.

Table 9 shows CLK_3 selection (CKCON.6/CKCON.7

according to Fig.4). The selection depends on the type of

crystal which is connected (determined by RTC mode

setting according to Table 6). The setting of CKCON [6:7],

thus determines the selection of the CLK_3 source (see

Table 2 and Fig.4). If CKCON.7 = 0 to denote Emergency

mode - CLK_3 will be derived from the EMG_CLK, as

shown in the following tables.

The TICB provides two periodic outputs to the

microcontroller: FS_event and TIME_event. FS_event is

programmable to 4 different rates. Both outputs are

derived from and therefore synchronized to FS1. The

outputs are connected to an interrupt input of the

microcontroller and called ‘Time_event interrupt’ and

‘FS_event interrupt’ respectively. The selection of the

FS_event interrupt rate is done via the CKCON SFR, see

Section 9.2.4. Figure 8 shows the generation of these

interrupts. Table 10 shows the selection of the FS_event

rate. The FS1 clock is provided by the CDCCNTRL block

shown in Fig.4.

Table 8 DSP clock selection

CKCON.7

(EMG mode)

0

1

1

1

1

1

CKCON.5

(DSP clock 1)

X

X

0

0

1

1

CKCON.4

(DSP clock 0)

X

X

0

1

0

1

SYMOD.5

(PLL on/off)

X

0

1

1

1

1

DSP CLOCK

FREQUENCY

EMG_CLK

no clock active

CLK_1

CLK_7

CLK_42

CLK_28

Table 9 CODEC clock selection

CKCON.7

(EMG mode)

0

1

1

CKCON.6

(RTC mode)

X

1

0

CLK_3 SOURCE

EMG_CLK(1)

CLK3_CORR

CLK3_OUT

Note

1. A phase corrected CLK_3 clock is not available in Emergency mode (CKCON.7 = 0). For a CLK_3 phase correction

(CKCON.6 = 1), CLK_21 must be available.

Table 10 FS_event rate selection

CKCON.1

(FS_event 1)

0

0

1

1

CKCON.0

(FS_event 0)

0

1

0

1

FS1/16

FS1/8

FS1/4

FS1

FS_event INTERRUPT RATE

500 Hz

1 kHz

2 kHz

8 kHz

2 ms

1 ms

500 µs

125 µs

2001 Apr 17

18

Share Link: