T15M256B Ver la hoja de datos (PDF) - Taiwan Memory Technology

Número de pieza

componentes Descripción

Lista de partido

T15M256B

32K X 8 LOW POWER CMOS STATIC RAM

Taiwan Memory Technology 

tm TE

CH

T15M256B

Notes: 1. During this period, I/O pins are in the output state, so input signals of opposite phase to the

outputs should not be applied.

2. The data output from DOUT are the same as the data written to DIN during the write cycle.

3. DOUT provides the read data for the next address.

4. Transition is measured ± 500 mV from steady state with CL = 5pF. This parameter is

guaranteed but not 100% tested.

5. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of

tWP or (tWHZ + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the

required tDW. If OE is high during a WE controlled write cycle, this requirement does

not apply and the write pulse can be as short as the specified tWP.

TM Technology Inc. reserves the right

P. 9

to change products or specifications without notice.

Publication Date: OCT. 2003

Revision:C

Share Link: