STKM2000 Ver la hoja de datos (PDF) - STMicroelectronics
Número de pieza
componentes Descripción
Lista de partido
STKM2000 Datasheet PDF : 10 Pages
| |||
STKM2000 SERIES
CAD SUPPORT: A.D.S. (Analog Design System)
SGS-THOMSON Microelectronics has introduced
a sophisticated CAD approach to reduce the
development leadtime and to increase design
flexibility and safety.
Programmable cells in the library are defined as:
q alternative cell or,
q adjustable cell or,
q telescopic cell or,
q parametrisable cell
Some specific parts of the design are automatically
handled by an analog design manager, in order to:
q reduce capture errors
q make unexperienced designer’s task easier
q improve schematics lisibility
q check electrical design rules (Analog or Digital)
The Analog Design manager takes into account:
q transconductance block generation
q automatic cell biasing
q unconnected pins and power down processing
q multipower supplies processing
Figure 3: Analog Design System (A.D.S.) flow
A major step has been made with the introduction
of function generator and compiler approaches to
improve design automation and design efficiency.
Operational amplifier generator
From a generic symbol and some properties,
several parameters of the amplifier will be adjusted:
q Biasing current which controls major parameters
of amplifier (gain-bandwidth, slew rate, power
consumption).
q Frequency compensation which allows to adjust
and optimize the dynamic parameters versus the
capacitive and resistive load.
q Power down capabilities.
q Supply voltage of the cell.
A specific software manages all these properties
and automatically updates all libraries included in
the design flow: macro models and transistor level
models, footprint, GDS2 layout, LVS netlist.
DIGITAL
D
Generator
Schematic
Capture
Digital Analog
Symbols
Data Base
Filter Compiler
G
Netlist
Extractor
Analog Generator G
Digital
Models
Top Level
Simulation
SABER
D
Programmable Cells
Behavioral G
Generation
Models
Transistor G Place & Route
Models
Cells Boxes
G
Digital
Simulation
HILO 3
Analog
Simulation
ST SPICE
Back Annotation
GDSII File
Cells
G
Layout
DRC/LVS
PG Tape
4/10
®
Share Link: 