BT8110 Ver la hoja de datos (PDF) - Conexant Systems
Número de pieza
componentes Descripción
Lista de partido
BT8110 Datasheet PDF : 84 Pages
| |||
2.0 Functional Description
2.2 Modes of Operation
Bt8110/8110B
High-Capacity ADPCM Processor
Figure 2-3. Input and Output Timing for 24- or 32-Channel Full-Duplex Interleaved Operation (Microprocessor Control)
Ref. Cycle
8.192
(6.144) MHz
Clock
SYNC
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
ADPCM_STB
PCM_STB
4.096
(3.072) Mbit/s
SERIAL_IN
PSIG[7:0]
RESET
SERIAL_OUT
D[7:0]
D[7:0] Int(1)
I1 I2 I3 I4 I5
S
ADPCM-31 (23)
ADPCM-31 (23)
PCM-0
5 6 7 8 I1 I2 I3 I4 I5
ADPCM-30 (22)
ADPCM-30 (22)
ADPCM-30 (22)
2 3 4 5 6 7 8 I1 I2 I3 I4 I5
PCM-0
ADPCM-0
PCM-0
ADPCM-0
ADPCM-0
S 2 3 4 5 6 7 8 I1 I2
PCM-29 (21)
PCM-29 (21)
ADPCM-31 (23)
PCM-29 (21)
ADPCM-31 (23)
NOTE(S):
(1) Bt8110B only.
100060_008
2.2.1.1 Signal Inputs
and
Outputs
Either serial or parallel signal inputs can be used in all modes. When the PSIGEN
input is tied high, the parallel signal inputs for both PCM and ADPCM are
enabled.
The SERIAL_IN signal contains the serial PCM encoder input, sign bit first,
and the serial ADPCM input. (The ADPCM values are preceded by I with I1
being the most significant bit.) The input is applied at a rate of 4.096 Mbit/s
(3.072 Mbit/s for 24-channel). The timing is arranged as shown so that the middle
of bit 3 of the ADPCM is coincident with falling edges of SYNC. For codes of
less than 5 bits, the unused serial input ADPCM bits must be set to zero.
The PSIG[7:0] signal is used for the signal input when PSIGEN is high. It is
also used for the ADPCM word length indication when embedded decoding is
performed. Table 2-2 is the arrangement of the input bits on the bus.
NOTE: On the Bt8110B only, a latch has been added to the parallel input signal
enable, PSIGEN. This signal now has the same input timing as the parallel
input itself. This allows different inputs for the encoder and decoder,
respectively, in interleaved mode, and using the serial input for idle code
insertion under control of PSIGEN when the normal input is parallel
mode, or vice versa.
2-6
Conexant
100060C
Share Link: 