datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

RTL8139D Ver la hoja de datos (PDF) - Unspecified

Número de pieza
componentes Descripción
Lista de partido
RTL8139D Datasheet PDF : 67 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
RTL8139DL
Datasheet
5.18. Basic Mode Control Register
(Offset 0062h-0063h, R/W)
Bit
15
14
13
12
11-10
9
8
7-0
Name
Reset
-
Spd_Set
Auto Negotiation
Enable
(ANE)
-
Restart Auto
Negotiation
Duplex Mode
-
Description/Usage
This bit sets the status and control registers of the PHY(register
0062-0074H) in a default state. This bit is self-clearing. 1 = software
reset; 0 = normal operation.
Reserved
This bit sets the network speed. 1 = 100Mbps; 0 = 10Mbps. This bit‘s
initial value comes from 93C46.
This bit enables/disables the NWay auto-negotiation function.
Set to 1 to enable auto-negotiation, bit13 will be ignored.
Set to 0 disables auto-negotiation, bit13 and bit8 will determine the
link speed and the data transfer mode, respectively.
This bit‘s initial value comes from 93C46.
Reserved
This bit allows the NWay auto-negotiation function to be reset.
1 = re-start auto-negotiation; 0 = normal operation.
This bit sets the duplex mode. 0 = normal operation ; 1 = full-duplex.
This bit‘s initial value comes from 93C46.
If bit12 = 1, read = status write = register value.
If bit12 = 0, read = write = register value.
Reserved
Default/Attribute
0, RW
-
0, RW
0, RW
-
0, RW
0, RW
-
Single Chip Multifunction 10/100 Ethernet Controller w/Power Management 25 Track ID: JATR-1076-21 Rev. 1.2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]