4/ (FOLSVH3OXV 'DWD 6KHHW 5HY $
(OHFWULFDO 6SHFLILFDWLRQV
$& &KDUDFWHULVWLFV
*(at VCC = 2.5 V, TA = 25° C, Typical Corner, Speed Grade = -7 (K = 0.74))
The AC Specifications are provided from 7DEOH to 7DEOH . Logic Cell diagrams and
waveforms are provided from )LJXUH to )LJXUH .
)LJXUH (FOLSVH3OXV /RJLF &HOO
7DEOH /RJLF &HOOV
6\PERO
3DUDPHWHU
9DOXH
/RJLF &HOOV
0LQ
0D[
tPD
Combinatorial Delay of the longest path: time taken by the combinatorial circuit to
output
-
0.257 ns
tSU
Setup time: time the synchronous input of the flip-flop must be stable before the
active clock edge
0.22 ns
-
tHL
Hold time: time the synchronous input of the flip-flop must be stable after the active
clock edge
0 ns
-
tCO
Clock-to-out delay: the amount of time taken by the flip-flop to output after the
active clock edge.
- 0.255 ns
tCWHI
tCWLO
tSET
Clock High Time: required minimum time the clock stays high
Clock Low Time: required minimum time that the clock stays low
Set Delay: time between when the flip-flop is ”set” (high)
and when the output is consequently “set” (high)
0.46 ns
-
0.46 ns
-
-
0.18 ns
WWWWWW ZZZTXLFNORJLFFRP
4XLFN/RJLF &RUSRUDWLRQ