P4C164-10JI Ver la hoja de datos (PDF) - Performance Semiconductor

Número de pieza

componentes Descripción

Lista de partido

P4C164-10JI

ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS

Performance Semiconductor 

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)(11)

(14)

t WC

ADDRESS

CE 1

CE 2

t AS

t CW

t AW

t AH

t WR

WE

DATA IN

t WP

t DW

t DH

DATA VALID

P4C164/164L

DATA OUT(1112))

AC TEST CONDITIONS

Input Pulse Levels

GND to 3.0V

Input Rise and Fall Times

3ns

Input Timing Reference Level

1.5V

Output Timing Reference Level

1.5V

Output Load

See Figures 1 and 2

HIGH IMPEDANCE

TRUTH TABLE

Mode

CE1 CE2 OE WE I/O Power

Standby H X X X High Z Standby

Standby X L X X High Z Standby

DOUT

Disabled L H H H High Z Active

Read

Write

L

H

L

H DOUT Active

L H X L High Z Active

DOUT

255Ω

+5V

480Ω

30pF* (5pF* for t HZ , t LZ , t OHZ ,

tOLZ, tWZ and tOW )

D OUT

R TH = 166.5 Ω

VTH = 1.73 V

30pF* (5pF* for t HZ , t LZ , t OHZ,

t OLZ, t WZ and tOW )

Figure 1. Output Load

* including scope and test fixture.

Note:

Because of the ultra-high speed of the P4C164/L, care must be taken

when testing this device; an inadequate setup can cause a normal

functioning part to be rejected as faulty. Long high-inductance leads that

cause supply bounce must be avoided by bringing the VCC and ground

planes directly up to the contactor fingers. A 0.01 µF high frequency

capacitor is also required between V and ground. To avoid signal

CC

Figure 2. Thevenin Equivalent

reflections, proper termination must be used; for example, a 50Ω test

environment should be terminated into a 50Ω load with 1.73V (Thevenin

Voltage) at the comparator input, and a 116Ω resistor must be used in

series with DOUT to match 166Ω (Thevenin Resistance).

97

Share Link: