datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Data Delay Devices  >>> 3D7501H PDF

3D7501H Hoja de datos - Data Delay Devices

3D7501H image

Número de pieza
3D7501H

componentes Descripción

Other PDF
  no available.

PDF
DOWNLOAD     

page
4 Pages

File Size
22.9 kB

Fabricante
DATADIELAY
Data Delay Devices DATADIELAY

FUNCTIONAL DESCRIPTION
The 3D7501 is a monolithic CMOS Manchester Encoder. The clock and data, present at the unit input, are combined into a single biphase-level signal. In this encoding mode, a logic one is represented by a high-to-low transition within the bit cell, while a logic zero is represented by a low-to-high transition. The unit operating baud rate (in Mbaud) is equal to the input clock frequency (in MHZ) . All pins marked N/C must be left unconnected.


FEATURES
•  All-silicon, low-power CMOS technology
•  TTL/CMOS compatible inputs and outputs
•  Vapor phase, IR and wave solderable
•  Auto-insertable (DIP pkg.)
•  Low ground bounce noise
•  Maximum data rate: 50 MBaud

Page Link's: 1  2  3  4 

Número de pieza
componentes Descripción
PDF
Fabricante
MONOLITHIC MANCHESTER ENCODER
Ver
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER
Ver
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER/DECODER
Ver
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER/DECODER
Ver
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER/DECODER
Ver
Data Delay Devices
Manchester Encoder / Decoder ( Rev : 2001 )
Ver
Holt Integrated Circuits
CMOS Manchester Encoder-Decoder
Ver
Intersil
CMOS Manchester Encoder / Decoder
Ver
Aeroflex Corporation
MANCHESTER ENCODER/DECODER MODULES
Ver
Unspecified
CMOS Manchester Encoder-Decoder
Ver
Intersil

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]