datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Nexperia B.V. All rights reserved  >>> 74LVCH16374A-Q100 PDF

74LVCH16374A-Q100 Hoja de datos - Nexperia B.V. All rights reserved

74LVC16374ADGG-Q100 image

Número de pieza
74LVCH16374A-Q100

Other PDF
  no available.

PDF
DOWNLOAD     

page
14 Pages

File Size
207.8 kB

Fabricante
NEXPERIA
Nexperia B.V. All rights reserved NEXPERIA

General description
The 74LVC16374A-Q100 and 74LVCH16374A-Q100 are 16-bit edge-triggered flip-flops featuring separate D-type inputs with bus hold (74LVCH16374A-Q100 only) for each flip-flop and 3-state outputs for bus-oriented applications. It consists of two sections of eight positive edge-triggered flip-flops. A clock input (nCP) and an output enable (nOE) are provided for each octal.
The flip-flops store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition.
When pin nOE is LOW, the contents of the flip-flops are available at the outputs. When pin nOE is HIGH, the outputs go to the high-impedance OFF-state. Operation of input nOE does not affect the state of the flip-flops.
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.
Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.


FEATUREs and benefits
• Automotive product qualification in accordance with AEC-Q100 (Grade 1)
   • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
• 5 V tolerant inputs/outputs for interfacing with 5 V logic
• Wide supply voltage range from 1.2 V to 3.6 V
• CMOS low power consumption
• Multibyte flow-through standard pinout architecture
• Low inductance multiple supply pins for minimum noise and ground bounce
• Direct interface with TTL levels
• All data inputs have bus hold (74LVCH16374A-Q100 only)
• High-impedance outputs when VCC = 0 V
• Complies with JEDEC standard:
   • JESD8-7A (1.65 V to 1.95 V)
   • JESD8-5A (2.3 V to 2.7 V)
   • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
   • MIL-STD-883, method 3015 exceeds 2000 V
   • HBM JESD22-A114F exceeds 2000 V
   • MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
Ver
NXP Semiconductors.
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
Ver
Nexperia B.V. All rights reserved
16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state
Ver
Philips Electronics
16-bit edge-triggered D-type flip-flop; 3-state
Ver
NXP Semiconductors.
3.3 V 16-bit edge-triggered D-type flip-flop; 3-state
Ver
NXP Semiconductors.
3.3V 16-bit edge-triggered D-type flip-flop (3-State)
Ver
Philips Electronics
16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)
Ver
Philips Electronics
2.5 V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state
Ver
NXP Semiconductors.
32-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state
Ver
Philips Electronics
16-Bit Edge Triggered D-Type Flip-Flop with 3-State Outputs
Ver
Pericom Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]