datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Alliance Semiconductor  >>> AS4LC4M4F1-50JC PDF

AS4LC4M4F1-50JC Hoja de datos - Alliance Semiconductor

AS4LC4M4F1 image

Número de pieza
AS4LC4M4F1-50JC

Other PDF
  no available.

PDF
DOWNLOAD     

page
14 Pages

File Size
255 kB

Fabricante
ALSC
Alliance Semiconductor ALSC

Features
• Organization: 4,194,304 words × 4 bits
• High speed
    - 50/60 ns RAS access time
    - 25/30 ns column address access time
    - 12/15 ns CAS access time
• Low power consumption
    - Active: 500 mW max
    - Standby: 3.6 mW max, CMOS I/O
• Fast page mode
• Refresh
    - 2048 refresh cycles, 32 ms refresh interval
    - RAS-only or CAS-before-RAS refresh or self-refresh
• TTL-compatible, three-state I/O
• JEDEC standard package
    - 300 mil, 24/26-pin SOJ
• 3.3V power supply
• Latch-up current ≥ 200 mA
• ESD protection ≥ 2000 volts
• Industrial and commercial temperature available

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
4M×4 CMOS DRAM (Fast Page) 3.3V Family
Ver
Alliance Semiconductor
4M x 4 CMOS DRAM WITH FAST PAGE MODE, 3.3V
Ver
Austin Semiconductor
5V 4M×4 CMOS DRAM (Fast Page mode)
Ver
Alliance Semiconductor
5V 4M×4 CMOS DRAM (Fast Page mode)
Ver
Alliance Semiconductor
4 MEG x 4 DRAM 3.3V, EDO PAGE MODE
Ver
Austin Semiconductor
4 MEG x 4 DRAM 3.3V, EDO PAGE MODE
Ver
Austin Semiconductor
1 MEG x 4 DRAM Fast Page Mode DRAM
Ver
Austin Semiconductor
1 MEG x 4 DRAM Fast Page Mode DRAM
Ver
Austin Semiconductor
1 MEG x 4 DRAM Fast Page Mode DRAM
Ver
Micross Components
1MEG X 4 DRAM FAST PAGE MODE
Ver
Micron Technology

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]