datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  [Elite Semiconductor Memory Technology Inc.  >>> F59D2G81XA-45BG2B PDF

F59D2G81XA-45BG2B Hoja de datos - [Elite Semiconductor Memory Technology Inc.

F59D2G81XA image

Número de pieza
F59D2G81XA-45BG2B

Other PDF
  no available.

PDF
DOWNLOAD     

page
84 Pages

File Size
2.6 MB

Fabricante
ESMT
[Elite Semiconductor Memory Technology Inc. ESMT

GENERAL DESCRIPTION
NAND Flash devices include an asynchronous data interface for high-performance I/O operations. These devices use a highly multiplexed 8-bit bus (I/Ox) to transfer commands, address, and data. There are five control signals used to implement the asynchronous data interface: CE#, CLE, ALE, WE#, and RE#. Additional signals control hardware write protection and monitor device status (R/B#).
This hardware interface creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.


FEATURES
◾ Voltage Supply: 1.8V (1.7V to 1.95V)
◾ Open NAND Flash Interface (ONFI) 1.0-compliant1
◾ Single-level cell (SLC) technology
◾ Organization
   – Page size: 2176 bytes (2048 + 128 bytes)
   – Block size: 64 pages (128K + 8K bytes)
   – Plane size: 2 planes x 1024 blocks per plane
   – Device size: 2048 blocks
◾ Asynchronous I/O performance
   – tRC/ tWC: 30ns
◾ Array performance
   – Read page: 30us
   – Program page: 200us (TYP)
   – Erase block: 2ms(TYP)
◾ Command set: ONFI NAND Flash Protocol
◾ Advanced command set
   – Program page cache mode
   – Read page cache mode
   – One-time programmable (OTP) mode
   – Programmable drive strength
   – Two-plane commands
   – Read unique ID
   – Internal data move
◾ Operation status byte provides software method for
   detecting
   – Operation completion
   – Pass/ fail condition
   – Write-protect status
◾ Ready/ Busy# (R/B#) provides a hardware method of
   detecting operation completion
◾ WP#: Write protect entire device
◾ Block 0 is valid when shipped from factory with ECC. For
   minimum required ECC, see Error
   Management.RESET(FFh) required as first command
   after power-on
◾ RESET (FFh) required as first command after power- on
◾ Internal data move operations supported within the
   plane from which data is read
◾ Quality and reliability
   – Data retention: JESD47G-compliant
   – Endurance: 100,000 PROGRAM/ERASE cycles
   – Additional: Uncycled data retention: 10 years
◾ Package
   – 63-ball VFBGA
◾ Operating temperature
   – Commercial: 0°C to +70°C
   Notes: 1. The ONFI 1.0 specification is available at
                      www.onfi.org.


Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]