datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Integrated Device Technology  >>> IDT75K62134 PDF

IDT75K62134 Hoja de datos - Integrated Device Technology

IDT75K52134 image

Número de pieza
IDT75K62134

Other PDF
  no available.

PDF
DOWNLOAD     

page
1 Pages

File Size
405.7 kB

Fabricante
IDT
Integrated Device Technology IDT

Introduction
As part of the IDT IP Co-Processor product family, IDT delivers high performance, feature-rich, easy-to-use, Network Search Engine (NSE) products. Using CAM (Content Addressable Memory) technology, IDT NSE products accelerate search functions for Access Control Lists (ACL), Flow Caching, and forwarding to improve performance in next generation networking equipment.

Device Description
The NSE with a single LA-1 interface is intended to work with any NPU having a LA-1 look aside interface. Multiple devices including the LA-1 NSE can be connected to the same LA-1 interface. Each LA-1 NSE device may be point-to-point expanded up to eight NSE devices.

NSE Features
◆ 128K x 72 (9M) or 64K x 72 (4.5M) Data and Mask cells
◆ Full Ternary Content Addressable Memory
◆ Advanced Database Management
   - Selectable Databases
   - Programmable Width per Database
   - Lookup widths from 32 to 576 bits
   - Only the selected Database is powered
◆ Lookup Instructions
   - Standard Lookup
   - Multi-Hit Lookup
   - Multi-Database Lookup
   - Re-Issue Multi-Database Lookup
◆ Maintenance Features
   - Aging
   - Multi Hit Invalidate
   - Learn per Database
◆ Multi-Context support
◆ Pool of (72-bit) Global Mask Registers (shared across contexts)
◆ In-Band Control and Management
◆ Assoicated Data SRAM is supported through a glue-less ZBT® interface
◆ Lowest Power per Application
◆ Synchronous Pipeline Operation
◆ Boundary Scan JTAG Interface
◆ 1.2V Core Supply
◆ 1.5V HSTL I/O Supply
◆ 2.5V I/O Supply for ZBT® Associated Data SRAM
◆ 35mm x 35mm BGA Package

External Interfaces
The following external interfaces are supported by the LA-1 NSE device
◆ Single LA-1 NPU interface
   - LA-1 Clock Frequency up to 250 MHz
   - Supports LA-1 burst of 2
   - Echo clocks supported (CQ,CQ)
◆ Point-to-Point Cascading Interface
   - Up to eight NSEs can be cascaded using this scheme
◆ Associated Data SRAM with standard ZBT®Interface
◆ Boundary Scan JTAG Interface (IEEE 1149.1)

Page Link's: 1 

Número de pieza
componentes Descripción
PDF
Fabricante
9M Network Search Engine (NSE) with Dual LA-1 Interface (QDR™ II Interface Compliant)
Ver
Integrated Device Technology
4.5M Network Search Engine (NSE) with Quad AMCC XSC Interface
Ver
Integrated Device Technology
9M Network Search Engine (NSE) with Quad AMCC XSC Interface
Ver
Integrated Device Technology
4.5M Network Search Engine (NSE) with 2 Port AMCC XSC Interface
Ver
Integrated Device Technology
9M Network Search Engine (NSE) with 2 Port AMCC XSC Interface
Ver
Integrated Device Technology
18M Network Search Engine (NSE) with Dual LA-1 Interface (QDR™II Interface Compliant)
Ver
Integrated Device Technology
NETWORK SEARCH ENGINE 32K x 72 Entries
Ver
Integrated Device Technology
Network Search Engine 256K x 72 Entries
Ver
Integrated Device Technology
NETWORK SEARCH ENGINE 128K x 72 Entries
Ver
Integrated Device Technology
32K x 68-bit Entry NETWORK SEARCH ENGINE
Ver
STMicroelectronics

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]