datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  IK Semicon Co., Ltd  >>> IN74AC109D PDF

IN74AC109D Hoja de datos - IK Semicon Co., Ltd

IN74AC109 image

Número de pieza
IN74AC109D

Other PDF
  no available.

PDF
DOWNLOAD     

page
6 Pages

File Size
200.1 kB

Fabricante
IKSEMICON
IK Semicon Co., Ltd IKSEMICON

The IN74AC109 is identical in pinout to the LS/ALS109,HC/HCT109. The device inputs are compatible with standard CMOS outputs, with pullup resistors, they are compatible with LS/ALS outputs.
This device consists of two J-K flip-flops with individual set, reset, and clock inputs. Changes at the inputs are reflected at the outputs with the next low-to-high transition of the clock. Both Q to Q outputs are available from each flip-flop.

• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1.0 μA; 0.1 μA @ 25°C
• High Noise Immunity Characteristic of CMOS Devices
• Outputs Source/Sink 24 mA

Page Link's: 1  2  3  4  5  6 

Número de pieza
componentes Descripción
PDF
Fabricante
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
Ver
Integral Corp.
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
Ver
Integral Corp.
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
Ver
Integral Corp.
Dual “J-K” Flip-Flop with Set and Reset
Ver
Intersil
Dual J-K Flip-Flop with Set and Reset
Ver
Motorola => Freescale
Dual J-K Flip-Flop with Set and Reset
Ver
IK Semicon Co., Ltd
Dual J-K Flip-Flop with Set and Reset
Ver
ON Semiconductor
Dual “J-K” Flip-Flop with Set and Reset
Ver
Intersil
Dual J-K Flip-Flop with set and Reset
Ver
Kodenshi Auk Co., LTD
Dual J-K Flip-Flop with Set and Reset
Ver
Kodenshi Auk Co., LTD

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]