datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Lattice Semiconductor  >>> ISPLS1024-60LH/883 PDF

ISPLS1024-60LH/883 Hoja de datos - Lattice Semiconductor

ISPLS1024-60LH/883 image

Número de pieza
ISPLS1024-60LH/883

Other PDF
  no available.

PDF
DOWNLOAD     

page
12 Pages

File Size
143.9 kB

Fabricante
Lattice
Lattice Semiconductor Lattice

Description
The ispLSI 1024/883 is a High-Density Programmable Logic Device processed in full compliance to MIL-STD-883. This military grade device contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1024/883 features 5-Volt in-system programmability and in-system diagnostic capabilities. It is the first device which offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.


FEATUREs
• HIGH-DENSITY PROGRAMMABLE LOGIC
   — High-Speed Global Interconnect
   — 4000 PLD Gates
   — 48 I/O Pins, Six Dedicated Inputs
   — 144 Registers
   — Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
   — Small Logic Block Size for Fast Random Logic
   — Security Cell Prevents Unauthorized Copying
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY
   — fmax = 60 MHz Maximum Operating Frequency
   — tpd = 20 ns Propagation Delay
   — TTL Compatible Inputs and Outputs
   — Electrically Erasable and Reprogrammable
   — Non-Volatile E2CMOS Technology
   — 100% Tested
• IN-SYSTEM PROGRAMMABLE
   — In-System Programmable™ (ISP™) 5-Volt Only
   — Increased Manufacturing Yields, Reduced Time-to-Market, and Improved Product Quality
   — Reprogram Soldered Devices for Faster Debugging
• COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
   — Complete Programmable Device Can Combine Glue Logic and Structured Designs
   — Four Dedicated Clock Input Pins
   — Synchronous and Asynchronous Clocks
   — Flexible Pin Placement
   — Optimized Global Routing Pool Provides Global Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
   — Superior Quality of Results
   — Tightly Integrated with Leading CAE Vendor Tools
   — Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
   — PC and UNIX Platforms

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
In-System Programmable High Density PLD ( Rev : 2002 )
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD ( Rev : 2002 )
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD ( Rev : V2 )
Ver
Lattice Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]